
ProASIC Macro Library Guide

June 1999



Actel Corporation, Sunnyvale, CA 94086

© 1999 Actel Corporation. All rights reserved.

Part Number: 5579016-0

Release: June 1999

No part of this document may be copied or reproduced in any form or by any means without prior written consent of Actel.

Actel makes no warranties with respect to this documentation and disclaims any implied warranties of merchantability or fitness for a particular purpose. Information in this document is subject to change without notice. Actel assumes no responsibility for any errors that may appear in this document.

This document contains confidential proprietary information that is not to be disclosed to any unauthorized person without prior written consent of Actel Corporation.

Trademarks

Actel and the Actel logotype are registered trademarks of Actel Corporation.

Verilog is a registered trademark of Open Verilog International

ProASIC, MEMORYmaster, FlashLink, and ASICMaster are trademarks of Gatefield Corporation.

All other products and services mentioned in this document are identified by the trademarks or service marks of their respective companies or organizations. Actel disclaims any responsibility for specifying which marks are owned by which companies or organizations.

This Library Guide replaces all earlier editions of similar product series.

Table Of Contents

1 Combinational Cells

Naming Conventions for Combinational Cells.	1
Truth Table Symbol Descriptions.	1

Macros

AND2	3
AND2FT	3
AND3	4
AND3FFT.	4
AND3FTT	5
AO21.	5
AO21FTF.	6
AO21FTT.	6
AO21TTF.	7
AOI21	7
AOI21FTF	8
AOI21FTT	8
AOI21TTF	9
BFR	9
BUBBLE	10
GND	10
INV	11
MUX2H	11
MUX2L	12
NAND2	12
NAND2FT	13
NAND3	13
NAND3FFT	14
NAND3FTT	14
NOR2	15
NOR2FT	15
NOR3	16
NOR3FFT.	16
NOR3FTT	17
NUBBLE	17
OA21.	18
OA21FTF.	18
OA21FTT.	19
OA21TTF.	19
OAI21	20
OAI21FTF	20
OAI21FTT	21
OAI21TTF	21
OR2.	22

OR2FT	22
OR3	23
OR3FFT	23
OR3FTT	24
PWR	24
XNOR2	25
XNOR2FT	25
XOR2	26
XOR2FT	26

2 Storage Cells

Naming Conventions for Flip-Flops	27
Naming Conventions for Latches	27
Truth Table Symbol Descriptions	28

Macros

DFF	29
DFFB	29
DFFBI	30
DFFC	30
DFFCI	31
DFFI	31
DFFL	32
DFFLB	32
DFFLBI	33
DFFLC	33
DFFLCI	34
DFFLI	34
DFFLS	35
DFFLSI	35
DFFS	36
DFFSI	36
LD	37
LDB	37
LDBI	38
LDC	38
LDCI	39
LDI	39
LDL	40
LDLB	40
LDLBI	41
LDLC	41
LDLCI	42
LDLI	42
LDLS	43
LDLSI	43
LDS	44
LDSI	44

3 Input/Output Cells

Input Buffers	45
Global Buffers	45
Output Buffers	46
Bidirectional Buffers	47
Truth Table Symbol Descriptions	48

Macros

GLx	49
GLxU	49
GLINT	50
GLIBx	50
GLIBxU	51
GLMIBx	51
GLMIBxU	52
GLMIBLx	52
GLMIBLxU	53
IBx	53
IBxU	54
IOB25x	54
IOB25xU	55
IOB25LPx	55
IOB25LPxU	56
IOB33x	56
IOB33xU	57
IOBL25x	57
IOBL25xU	58
IOBL25LPx	58
IOBL25LPxU	59
IOBL33x	59
IOBL33xU	60
OB25x	60
OB25LPx	61
OB33x	61
OTB25x	62
OTB25LPx	62
OTB33x	63
OTBL25x	63
OTBL25LPx	64
OTBL33x	64

4 Memory Cells

Naming Convention for RAMs	65
Naming Convention for FIFOs	66

Macros

RAM256x9AA	69
RAM256x9AAP	69
RAM256x9ASR	70
RAM256x9ASRP	70
RAM256x9AST	71

RAM256x9ASTP	71
RAM256x9SA	72
RAM256x9SAP	72
RAM256x9SSR	73
RAM256x9SSRP	73
RAM256x9SST	74
RAM256x9SSTP	74
FIFO256x9AA	75
FIFO256x9AAP	75
FIFO256x9ASR	76
FIFO256x9ASRP	76
FIFO256x9AST	77
FIFO256x9ASTP	77
FIFO256x9SA	78
FIFO256x9SAP	78
FIFO256x9SSR	79
FIFO256x9SSRP	79
FIFO256x9SST	80
FIFO256x9SSTP	80

A Product Support

Actel U.S. Toll-Free Line	81
Customer Service	81
Customer Applications Center	81
Guru Automated Technical Support	82
Web Site	82
FTP Site	82
Electronic Mail	82
Worldwide Sales Offices	83

Alphabetical List Of Macros

AND2	3	FIFO256x9SST	80
AND2FT	3	FIFO256x9SSTP	80
AND3	4	GL25	49
AND3FFT	4	GL25LP	49
AND3FTT	5	GL25LPU	49
AO21	5	GL25U	49
AO21FTF	6	GL33	49
AO21FTT	6	GL33U	49
AO21TTF	7	GLIB25	50
AOI21	7	GLIB25LP	50
AOI21FTF	8	GLIB25LPU	51
AOI21FTT	8	GLIB25U	51
AOI21TTF	9	GLIB33	50
BFR	9	GLIB33U	51
BUBBLE	10	GLMIB25	51
DFE	29	GLMIB25LP	51
DFFB	29	GLMIB25LPU	52
DFFBI	30	GLMIB25U	52
DFFC	30	GLMIB33	51
DFFCI	31	GLMIB33U	52
DFFI	31	GLMIBL25	52
DFFL	32	GLMIBL25LP	52
DFFLB	32	GLMIBL25LPU	53
DFFLBI	33	GLMIBL25U	53
DFFLC	33	GLMIBL33	52
DFFLCI	34	GLMIBL33U	53
DFFLI	34	GND	10
DFFLS	35	IB25	53
DFFLSI	35	IB25LP	53
DFFS	36	IB25LPU	54
DFFSI	36	IB25U	54
FIFO256x9AA	75	IB33	53
FIFO256x9AAP	75	IB33U	54
FIFO256x9ASR	76	INV	11
FIFO256x9ASRP	76	IOB25HH	54
FIFO256x9AST	77	IOB25HHU	55
FIFO256x9ASTP	77	IOB25HL	54
FIFO256x9SA	78	IOB25HLU	55
FIFO256x9SAP	78	IOB25HN	54
FIFO256x9SSR	79	IOB25HNU	55
FIFO256x9SSRP	79	IOB25LH	54

IOB25LHU	55	IOBL25LPLHU	59
IOB25LL	54	IOBL25LPLL	58
IOB25LLU	55	IOBL25LPLLU	59
IOB25LN	54	IOBL25LPLN	58
IOB25LNU	55	IOBL25LPLNU	59
IOB25LPHH	55	IOBL33LH	59
IOB25LPHHU	56	IOBL33LHU	60
IOB25LPHL	55	IOBL33LL	59
IOB25LPHLU	56	IOBL33LLU	60
IOB25LPHN	55	IOBL33LN	59
IOB25LPHNU	56	IOBL33LNU	60
IOB25LPLH	55	IOBL33PH	59
IOB25LPLHU	56	IOBL33PHU	60
IOB25LPLL	55	IOBL33PL	59
IOB25LPLLU	56	IOBL33PLU	60
IOB25LPLN	55	IOBL33PN	59
IOB25LPLNU	56	IOBL33PNU	60
IOB33LH	56	LD	37
IOB33LHU	57	LDB	37
IOB33LL	56	LDBI	38
IOB33LLU	57	LDC	38
IOB33LN	56	LDCI	39
IOB33LNU	57	LDI	39
IOB33PH	56	LDL	40
IOB33PHU	57	LDLB	40
IOB33PL	56	LDLBI	41
IOB33PLU	57	LDLC	41
IOB33PN	56	LDLCI	42
IOB33PNU	57	LDLI	42
IOBL25HH	57	LDLS	43
IOBL25HHU	58	LDLSI	43
IOBL25HL	57	LDS	44
IOBL25HLU	58	LDSI	44
IOBL25HN	57	MUX2H	11
IOBL25HNU	58	MUX2L	12
IOBL25LH	57	NAND2	12
IOBL25LHU	58	NAND2FT	13
IOBL25LL	57	NAND3	13
IOBL25LLU	58	NAND3FFT	14
IOBL25LN	57	NAND3FTT	14
IOBL25LNU	58	NOR2	15
IOBL25LPHH	58	NOR2FT	15
IOBL25LPHHU	59	NOR3	16
IOBL25LPHL	58	NOR3FFT	16
IOBL25LPHLU	59	NOR3FTT	17
IOBL25LPHN	58	NUBBLE	17
IOBL25LPHNU	59	OA21	18
IOBL25LPLH	58	OA21FTF	18

OA21FTT	19	OTBL25HL	63
OA21TTF	19	OTBL25HN	63
OAI21	20	OTBL25LH	63
OAI21FTF	20	OTBL25LL	63
OAI21FTT	21	OTBL25LN	63
OAI21TTF	21	OTBL25LPLH	64
OB25HH	60	OTBL25LPLL	64
OB25HL	60	OTBL25LPLN	64
OB25HN	60	OTBL25LPPH	64
OB25LH	60	OTBL25LPPL	64
OB25LL	60	OTBL25LPPN	64
OB25LN	60	OTBL33LH	64
OB25LPHH	61	OTBL33LL	64
OB25LPHL	61	OTBL33LN	64
OB25LPHN	61	OTBL33PH	64
OB25LPLH	61	OTBL33PL	64
OB25LPLL	61	OTBL33PN	64
OB25LPLN	61	PWR	24
OB33LH	61	RAM256x9AA	69
OB33LL	61	RAM256x9AAP	69
OB33LN	61	RAM256x9ASR	70
OB33PH	61	RAM256x9ASRP	70
OB33PL	61	RAM256x9AST	71
OB33PN	61	RAM256x9ASTP	71
OR2	22	RAM256x9SA	72
OR2FT	22	RAM256x9SAP	72
OR3	23	RAM256x9SSR	73
OR3FFT	23	RAM256x9SSRP	73
OR3FTT	24	RAM256x9SST	74
OTB25HH	62	RAM256x9SSTP	74
OTB25HL	62	XNOR2	25
OTB25HN	62	XNOR2FT	25
OTB25LH	62	XOR2	26
OTB25LL	62	XOR2FT	26
OTB25LN	62		
OTB25LPLH	62		
OTB25LPLH	62		
OTB25LPLL	62		
OTB25LPLL	62		
OTB25LPLN	62		
OTB25LPLN	62		
OTB33LH	63		
OTB33LL	63		
OTB33LN	63		
OTB33PH	63		
OTB33PL	63		
OTB33PN	63		
OTBL25HH	63		

Combinational Cells

The Pro ASIC A500K combinational cells implement all basic logic functions and have the following features:

- Inversion available on all inputs.
- Optimized for synthesis applications.

Naming Conventions for Combinational Cells

Names for combinational cells are composed of two parts:

- A name identifying the logic function (AND2, NOR3, XOR2, BFR, etc.).
- A 2- or 3-character code describing the pin inversions such as TFF. Capital T (true) indicates not inverted and capital F (false) indicates inverted. When no inputs are inverted, the inversion code is omitted.

Note: Not all combinations of inverted inputs are available. We have limited the number to avoid redundancy (e.g. AND2FF is logical equal to NOR2).

For Example:


AND2FT - The cell is a 2-input AND gate. The pin inversion code FT indicates that the A input pin is inverted, and the B input pin is not inverted.

AOI21FTF - The cell is a 2-input AND gate into a 2-input NOR gate. Pin A and C are inverted, pin B is not.

Truth Table Symbol Descriptions

Combinational truth tables use the following symbols:

- 1 - indicates logic level one.
- 0 - indicates logic level zero.
- X - indicates either logic level one or zero (don't care).

AND2**Function**

2 Input AND

Truth Table


A	B	Y
1	1	1
0	X	0
X	0	0

Input

A, B

Output

Y

AND2FT**Function**

2 Input AND with Active Low A Input

Truth Table


A	B	Y
X	0	0
0	1	1
1	X	0

Input

A, B

Output

Y

AND3**Function**

3 Input AND

Truth Table


A	B	C	Y
1	1	1	1
X	X	0	0
X	0	X	0
0	X	X	0

Input

A, B, C

Output

Y

AND3FFT**Function**

3 Input AND with Active Low A and B Inputs

Truth Table


A	B	C	Y
X	X	0	0
0	0	1	1
X	1	X	0
1	X	X	0

Input

A, B, C

Output

Y

AND3FTT**Function**

3 Input AND with Active Low A Input

Truth Table


A	B	C	Y
X	X	0	0
X	0	X	0
0	1	1	1
1	X	X	0

Input

A, B, C

Output

Y

A021**Function**

3 Input AND-OR

Truth Table

A	B	C	Y
0	X	0	0
X	0	0	0
X	X	1	1
1	1	X	1


Input

A, B, C

Output

Y

A021FF



Function

3 Input AND-OR with Active Low A and C Inputs

Truth Table

A	B	C	Y
X	X	0	1
X	0	1	0
0	1	X	1
1	X	1	0


Input

A, B, C

Output

Y

A021FT



Function

3 Input AND-OR with Active Low A Input

Truth Table


A	B	C	Y
X	0	0	0
X	X	1	1
0	1	X	1
1	X	0	0

Input

A, B, C

Output

Y

A021TTF**Function**

3 Input AND-OR with Active Low C Input

Truth Table


A	B	C	Y
X	X	0	1
X	0	1	0
0	X	1	0
1	1	X	1

Input

A, B, C

Output

Y

A0I21**Function**

3 Input AND-OR-INVERT

Truth Table


A	B	C	Y
0	X	0	1
X	0	0	1
X	X	1	0
1	1	X	0

Input

A, B, C

Output

Y

A0I21FF**Function**

3 Input AND-OR-INVERT with Active Low A and C Inputs

Truth Table


A	B	C	Y
X	X	0	0
X	0	1	1
0	1	X	0
1	X	1	1

Input

A, B, C

Output

Y

A0I21FT**Function**

3 Input AND-OR-INVERT with Active Low A Input

Truth Table


A	B	C	Y
X	0	0	1
X	X	1	0
0	1	X	0
1	X	0	1

Input

A, B, C

Output

Y

AOI21TTF**Function**

3 Input AND-OR-INVERT with Active Low C Input

Truth Table


A	B	C	Y
X	X	0	0
X	0	1	1
0	X	1	1
1	1	X	0

Input

A, B, C

Output

Y

BFR**Function**

Buffer

Truth Table


A	Y
0	0
1	1

Input

A

Output

Y

BUBBLE**Function**

Inverter (Only for internal embedded memory)

Truth Table


A	Y
0	1
1	0

Input

A

Output


Y

GND**Function**

Ground

Input**Output**

Y

INV**Function**

Inverter

Truth Table


A	Y
0	1
1	0

Input

A

Output

Y

MUX2H**Function**

2 to 1 Multiplexer

Truth Table

S	Y
0	A
1	B


Input

A, B, S

Output

Y

MUX2L



Function

2 to 1 Multiplexer with Active Low Select

Truth Table

S	Y
0	B
1	A


Input

A, B, S

Output

Y

NAND2



Function

2 Input NAND

Truth Table


A	B	Y
1	1	0
0	X	1
X	0	1

Input

A, B

Output

Y

NAND2FT**Function**

2 Input NAND with Active Low A Input

Truth Table


A	B	Y
1	X	1
0	1	0
X	0	1

Input

A, B

Output

Y

NAND3**Function**

3 Input NAND

Truth Table


A	B	C	Y
1	1	1	0
0	X	X	1
X	X	0	1
X	0	X	1

Input

A, B, C

Output

Y

NAND3FT**Function**

3 Input NAND with Active Low A and B Inputs

Truth Table


A	B	C	Y
X	X	0	1
0	0	1	0
X	1	X	1
1	X	X	1

Input

A, B, C

Output

Y

NAND3FT**Function**

3 Input NAND with Active Low A Input

Truth Table


A	B	C	Y
X	X	0	1
X	0	X	1
0	1	1	0
1	X	X	1

Input

A, B, C

Output

Y

NOR2**Function**

2 Input NOR

Truth Table


A	B	Y
0	0	1
1	X	0
X	1	0

Input

A, B

Output

Y

NOR2FT**Function**

2 Input NOR with Active Low A Input

Truth Table

A	B	Y
0	X	0
1	0	1
X	1	0


Input

A, B

Output

Y

NOR3



Function

3 Input NOR

Truth Table

A	B	C	Y
0	0	0	1
1	X	X	0
X	X	1	0
X	1	X	0


Input

A, B, C

Output

Y

NOR3FFT



Function

3 Input NOR with Active Low A and B Inputs

Truth Table


A	B	C	Y
X	0	X	0
0	X	X	0
1	1	0	1
X	X	1	0

Input

A, B, C

Output

Y

NOR3FT**Function**

3 Input NOR with Active Low A Input

Truth Table


A	B	C	Y
0	X	X	0
1	0	0	1
X	X	1	0
X	1	X	0

Input

A, B, C

Output

Y

NUBLE**Function**

Buffer (Only for internal embedded memory)

Truth Table

A	Y
0	0
1	1


Input

A

Output

Y

0A21



Function

3 Input OR-AND

Truth Table

A	B	C	Y
1	X	1	1
X	1	1	1
X	X	0	0
0	0	X	0


Input

A, B, C

Output

Y

0A21FF



Function

3 Input OR-AND with Active Low A and C Inputs

Truth Table


A	B	C	Y
0	X	0	1
X	X	1	0
1	0	X	0
X	1	0	1

Input

A, B, C

Output

Y

OA21FTT**Function**

3 Input OR-AND with Active Low A Input

Truth Table


A	B	C	Y
X	X	0	0
0	X	1	1
1	0	X	0
X	1	1	1

Input

A, B, C

Output

Y

OA21TTF**Function**

3 Input OR-AND with Active Low C Input

Truth Table

A	B	C	Y
0	0	X	0
X	1	0	1
X	X	1	0
1	X	0	1


Input

A, B, C

Output

Y

OAI21



Function

3 Input OR-NAND

Truth Table

A	B	C	Y
1	X	1	0
X	1	1	0
X	X	0	1
0	0	X	1


Input

A, B, C

Output

Y

OAI21TF



Function

3 Input OR-NAND with Active Low A and C Inputs

Truth Table


A	B	C	Y
0	X	0	0
X	X	1	1
1	0	X	1
X	1	0	0

Input

A, B, C

Output

Y

OAI21FTT**Function**

3 Input OR-NAND with Active Low A Input

Truth Table


A	B	C	Y
X	X	0	1
0	X	1	0
1	0	X	1
X	1	1	0

Input

A, B, C

Output

Y

OAI21TTF**Function**

3 Input OR-NAND with Active Low C Input

Truth Table

A	B	C	Y
0	0	X	1
X	1	0	0
X	X	1	1
1	X	0	0


Input

A, B, C

Output

Y

OR2

**Function**

2 Input OR

Truth Table

A	B	Y
1	X	1
X	1	1
0	0	0


Input

A, B

Output

Y

OR2FT

**Function**

2 Input OR with Active Low A Input

Truth Table


A	B	Y
0	X	1
1	0	0
X	1	1

Input

A, B

Output

Y

OR3**Function**

3 Input OR

Truth Table


A	B	C	Y
1	X	X	1
X	1	X	1
X	X	1	1
0	0	0	0

Input

A, B, C

Output

Y

OR3FFT**Function**

3 Input OR with Active Low A and B Inputs

Truth Table

A	B	C	Y
X	0	X	1
0	X	X	1
1	1	0	0
X	X	1	1


Input

A, B, C

Output

Y

OR3FT



Function

3 Input OR with Active Low A Input

Truth Table

A	B	C	Y
0	X	X	1
1	0	0	0
X	X	1	1
X	1	X	1


Input

A, B, C

Output

Y

PWR




Function

Power

Input

Output

Y

XNOR2**Function**

2 Input Exclusive NOR

Truth Table


A	B	Y
0	0	1
1	1	1
1	0	0
0	1	0

Input

A, B

Output

Y

XNOR2FT**Function**

2 Input Exclusive NOR with Active Low A Input

Truth Table


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Input

A, B

Output

Y

XOR2**Function**

2 Input Exclusive OR

Truth Table


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Input

A, B

Output

Y

XOR2FT**Function**

2 Input Exclusive OR with Active Low A Input

Truth Table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

Input

A, B

Output

Y

Storage Cells

The A500K storage cells implement transparent latch and D-type flip-flop functions and have the following features:

- Inversion available on Enable pin on all latches.
- Optimized for synthesis flows.
- Asynchronous CLR and SET pins.

Naming Conventions for Flip-Flops

Names for the flip-flop cells are composed of four parts:

- A base name identifying the cell as a D-type flip-flop (DFF).
- An optional 1-character code describing the clock pin. L indicates negative edge triggered. No code indicates positive edge triggered.
- Asynchronous input type and polarity: an optional 1-character code designating the control pins as follows:

B = Active high, **both** set and clear

C = Active high **clear**

S = Active high **set**

When omitted, the cell has neither SET nor CLEAR input.

- An optional 1-character code describing the output. I indicates output is inverted. No code indicates output is not inverted.

For Example:

DFFC - The cell is a positive edge triggered D-type flip-flop with active high CLEAR.

DDFLB - The cell is a negative edge triggered D-type flip-flop with active high SET and CLEAR.

Naming Conventions for Latches

Names for the latch cells are composed of four parts:

- A name identifying the logic function as a latch (LD).
- An optional 1-character code describing the Enable pin. L indicates active low. No code indicates active high.

- Asynchronous input type: an optional 1-character code designating the control pins as follows:
 - B = Active high, **both** set and clear
 - C = Active high **clear**
 - S = Active high **set**
- When the latch has neither SET nor CLEAR pins, this code is omitted.
- An optional 1-character code describing the output polarity. I indicates output is inverted. No code indicates output is not inverted.

For Example:


LDL - The cell is a transparent latch with active low enable and neither SET nor CLEAR pins.

LDLSI - The cell is a transparent latch with active low enable, active high SET pin and inverted output pin named QBAR.

Truth Table Symbol Descriptions

Combinational truth tables use the following symbols:

- 1 - indicates logic level one.
- 0 - indicates logic level zero.
- ↑ - indicates positive (rising) edge.
- ↓ - indicates negative (falling) edge.
- D - indicates input port.
- !D - indicates inverted input port.
- Q - indicates output port.
- QBAR - indicates inverted output port.
- X - indicates either logic level one or zero (don't care).

DFF**Function**

Positive Edge Triggered D-Type Flip-Flop

Truth Table


CLK	Q_{n+1}
↑	D

Input

D, CLK

Output

Q

DFFB**Function**

Positive Edge Triggered D-Type Flip-Flop with Active High Set and Clear

Truth Table

CLK	SET	CLR	Q_{n+1}
X	1	0	1
X	X	1	0
↑	0	0	D


Input

CLR, SET, CLK, D

Output

Q

DFFBI

**Function**

Positive Edge Triggered D-Type Flip-Flop with Active High Set and Clear and Active Low Output

Truth Table

CLK	SET	CLR	Q_{n+1}
X	1	0	1
X	X	1	0
↑	0	0	!D


Input

CLR, SET, CLK, D

Output

QBAR

DFFC

**Function**

Positive Edge Triggered D-Type Flip-Flop with Active High Clear

Truth Table

CLK	CLR	Q_{n+1}
X	1	0
↑	0	D


Input

CLR, CLK, D

Output

Q

DFFCI



Input

CLR, CLK, D

Output

QBAR


Function

Positive Edge Triggered D-Type Flip-Flop with Active High Clear and Active Low Output

Truth Table

CLK	CLR	QBAR _{n+1}
X	1	1
↑	0	!D

DFFI



Input

CLK, D

Output

QBAR


Function

Positive Edge Triggered D-Type Flip-Flop with Active Low Output

Truth Table

CLK	QBAR _{n+1}
↑	!D

DFFL



Function

Negative Edge Triggered D-Type Flip-Flop

Truth Table

CLK	Q_{n+1}
↓	D


Input

CLK, D

Output

Q

DFFLB



Function

Negative Edge Triggered D-Type Flip-Flop with Active High Set and Clear

Truth Table

CLK	SET	CLR	Q_{n+1}
X	1	0	1
X	X	1	0
↓	0	0	D


Input

CLR, SET, CLK, D

Output

Q

DFFLBI



Function

Negative Edge Triggered D-Type Flip-Flop with Active High Set and Clear and Active Low Output

Truth Table

CLK	SET	CLR	QBAR _{n+1}
X	1	0	0
X	X	1	1
↓	0	0	!D


Input

CLR, SET, CLK, D

Output

QBAR

DFFLC



Function

Negative Edge Triggered D-Type Flip-Flop with Active High Clear

Truth Table

CLK	CLR	Q _{n+1}
X	1	0
↓	0	D


Input

CLR, CLK, D

Output

Q

DFFLCI



Function

Negative Edge Triggered D-Type Flip-Flop with Active High Clear and Active Low Output

Truth Table

CLK	CLR	QBAR _{n+1}
X	1	1
↓	0	!D


Input

CLR, CLK, D

Output

QBAR

DFFLI



Function

Negative Edge Triggered D-Type Flip-Flop with Active Low Output

Truth Table

CLK	QBAR _{n+1}
↓	!D


Input

CLK, D

Output

QBAR

DFFLS



Function

Negative Edge Triggered D-Type Flip-Flop with Active High Set

Truth Table

CLK	SET	Q_{n+1}
X	1	1
↓	0	D


Input

SET, CLK, D

Output

Q

DFFLSI



Function

Negative Edge Triggered D-Type Flip-Flop with Active High Set and Active Low Output

Truth Table

CLK	SET	$QBAR_{n+1}$
X	1	0
↓	0	!D


Input

SET, CLK, D

Output

QBAR

DFFS



Function

Positive Edge Triggered D-Type Flip-Flop with Active High Set

Truth Table

CLK	SET	Q_{n+1}
X	1	1
↑	0	D


Input

SET, CLK, D

Output

Q

DFFSI



Function

Positive Edge Triggered D-Type Flip-Flop with Active High Set and Active Low Output

Truth Table

CLK	SET	$QBAR_{n+1}$
X	1	0
↑	0	!D


Input

SET, CLK, D

Output

QBAR

Latches

LD**Function**

Active High Latch

Truth Table


EN	Q_{n+1}
0	Q
1	D

Input

EN, D

Output

Q

LDB**Function**

Active High Latch with Active High Set and Clear

Truth Table

EN	SET	CLR	Q_{n+1}
X	1	0	1
X	X	1	0
1	0	0	D
0	0	0	Q


Input

CLR, SET, EN, D

Output

Q

LDBI



Function

Active High Latch with Active High Set and Clear and Active Low Output

Truth Table

EN	SET	CLR	Q_{n+1}
X	1	0	0
X	X	1	1
1	0	0	\bar{D}
0	0	0	QBAR


Input

CLR, SET, EN, D

Output

QBAR

LDC



Function

Active High Latch with Active High Clear

Truth Table

EN	CLR	Q_{n+1}
X	1	0
1	0	D
0	0	Q


Input

CLR, EN, D

Output

Q

LDCI



Input

CLR, EN, D

Output

QBAR


Function

Active High Latch with Active High Clear and Active Low Output

Truth Table

EN	CLR	QBAR _{n+1}
X	1	1
1	0	!D
0	0	QBAR

LDI



Input

EN, D

Output

QBAR


Function

Active High Latch with Active Low Output

Truth Table

EN	QBAR _{n+1}
0	QBAR
1	!D

LDL



Function

Active Low Latch

Truth Table

EN	Q_{n+1}
0	D
1	Q


Input

EN, D

Output

Q

LDLB



Function

Active Low Latch with Active High Set and Clear

Truth Table

EN	SET	CLR	Q_{n+1}
X	1	0	1
X	X	1	0
0	0	0	D
1	0	0	Q


Input

CLR, SET, EN, D

Output

Q

LDLBI



Function

Active Low Latch with Active High Set and Clear and Active Low Output

Truth Table

EN	SET	CLR	QBAR _{n+1}
X	1	0	0
X	X	1	1
0	0	0	!D
1	0	0	QBAR


Input

CLR, SET, EN, D

Output

QBAR

LDLC



Function

Active Low Latch with Active High Clear

Truth Table

EN	CLR	Q _{n+1}
X	1	0
0	0	D
1	0	Q


Input

CLR, EN, D

Output

Q

LDLCl



Function

Active Low Latch with Active High Clear and Active Low Output

Truth Table

EN	CLR	QBAR _{n+1}
X	1	1
0	0	!D
1	0	QBAR


Input

CLR, EN, D

Output

QBAR

LDLI



Function

Active Low Latch with Active Low Output

Truth Table

EN	QBAR _{n+1}
0	!D
1	QBAR


Input

EN, D

Output

QBAR

LDLS



Function

Active Low Latch with Active High Set

Truth Table

EN	SET	Q_{n+1}
X	1	1
0	0	D
1	0	Q


Input

SET, EN, D

Output

Q

LDLSI



Function

Active Low Latch with Active High Set and Active Low Output

Truth Table

EN	SET	$QBAR_{n+1}$
X	1	0
0	0	!D
1	0	QBAR


Input

SET, EN, D

Output

QBAR

LDS



Function

Active High Latch with Active High Set

Truth Table

EN	SET	Q_{n+1}
X	1	1
0	0	Q
1	0	D


Input

SET, EN, D

Output

Q

LDSI



Function

Active High Latch with Active High Set and Active Low Output

Truth Table

EN	SET	$QBAR_{n+1}$
X	1	0
0	0	QBAR
1	0	!D

Input

SET, EN, D

Output

QBAR

Input/Output Cells

This section describes input buffers, global buffers, output buffers and bidirectional buffers.

Input Buffers

A500K input buffers have the following features:

- CMOS voltage levels for 2.5 V and 3.3 V.
- Optional pull-up resistor.
- ESD protection circuitry.
- Latch-up protection circuitry.

Input Buffer Naming Conventions

Names for the input buffers are composed of up to 4 parts:

- A base name indicating the type of input buffer (IB for input with positive pad logic, IBN with negative pad logic).
- The number code 25 or 33 indicating a 2.5 or 3.3 voltage level.
- A two character code indicating low power pad voltage (LP).
- An optional one character code (U) designating a pull-up resistor. When the buffer has no resistor, this code is omitted.

For Example:

IB25 - An input buffer with 2.5 CMOS voltage levels and no pull-up resistor.

IB33U - An input buffer with 3.3 CMOS voltage levels and pull-up resistor.

Global Buffers

Global buffers are provided for use with low skew, high fanout nets, such as, clock and reset. They can be either driven from a pad or internally. If a global buffer is used internally, the pad can be used for other input signals.

A500K global buffers have the following features:

- 2.5 or 3.3 CMOS voltage levels.
- Optional pull-up resistor.
- ESD protection circuitry.

- Latch-up protection circuitry.
- Multiplexed input for external or internal drive.

Global Buffer Naming Conventions

Four types of global buffers are available: standard global input buffers (GL), global buffers with independent input buffers (GLIB), global multiplexed input buffers (GLMIB) and global buffers with internal connection only (GLINT).

Global buffer names are composed of up to four parts:

- The name base indicating the type of buffer (GL, GLIB, GLMIB for external buffers, GLINT for an internal connected global buffer).
- The number code 25 or 33 indicating a 2.5 or 3.3 voltage level.
- A two character code indicating low power pad voltage (LP).
- An optional one character code (U) designating a pull-up resistor (except GLINT). When there is no resistor, this code is omitted.

For Example:

GL25U - Global input buffer with 2.5 CMOS voltage levels and pull-up resistor.

GLIB33 - Global buffer with 3.3 CMOS voltage levels input buffer and global buffer with input A.

GLMIB33U - Global multiplexed input buffer with 3.3 CMOS voltage levels, active low enable input and pull-up resistor.

Output Buffers

A500K output buffers have the following features:

- Optional PCI compliance with PCI 2.1 Component Specification (3.3 Voltage pad only).
- Selectable drive strengths.
- Selectable slew rates.
- Optional three-state functionality.
- ESD protection circuitry.
- Latch-up protection circuitry.

Output Buffer Naming Conventions

Names for the output buffers are composed of up to five parts:

- The name base indicating the type of output buffer (OB for output buffer, OTB for three-state output buffer).
- An optional one character code (L) designating an active low enable input for the OTB output buffer. The code is omitted for the active high enable input.
- The number code 25 or 33 indicating a 2.5 or 3.3 voltage level.

- A code indicating the drive strength (2.5 Volt pad: L for 1 mA, H for 3.5 mA; 3.3 Volt pad: L for 5 mA and P for PCI compliant 10 mA).
- A one character code indicating the slew rate (L for low 25 mA/ns, N for nominal 50 mA/ns, and H for high 100 mA/ns).

For Example:

OB25HN - 2.5 Volt output buffer, high drive strengths and nominal slew rate.

OTB33LH - Three-state output buffer, low drive strengths, high slew rate.

OB33PL - PCI compliant output buffer (= high drive strengths) and low slew rate.

Bidirectional Buffers

A500K bidirectional buffers have all the features of both the input buffers and the output buffers:

- 2.5 and 3.3 CMOS input voltage levels.
- Optional pull-up resistor.
- Optional PCI compliance with PCI 2.1 Component Specification (3.3 Voltage pad only).
- Selectable drive strengths.
- Selectable slew rates.
- Three-state functionality.
- ESD protection circuitry.
- Latch-up protection circuitry.

Bidirectional Buffer Naming Conventions

Names for the bidirectional buffers are composed of up to seven parts:

- The name base IOB identifying the buffer as a bidirectional buffer.
- An optional one character code (L) designating an active low enable input for the IOB output buffer part. The code is omitted for the active high enable input.
- The number code 25 or 33 indicating a 2.5 or 3.3 voltage level.
- A two character code indicating low power pad voltage (LP).
- A code indicating the drive strength (2.5 Volt pad: L for 1 mA, H for 3.5 mA; 3.3 Volt pad: L for 5 mA and P for PCI compliant 10 mA).
- A one character code indicating the slew rate (L for low 25 mA/ns, N for nominal 50 mA/ns, and H for high 100 mA/ns).
- An optional one character code (U) designating a pull-up resistor. When there is no resistor, this code is omitted.

For Example:

IOB25LLU - A 2.5 Volt bidirectional buffer with low drive strength, low slew rate and a pull-up resistor.


IOB33PHU - A 3.3 Volt PCI compliant bidirectional buffer with high slew rate and a pull-up resistor.

IOBL33LN - A 3.3 Volt bidirectional buffer with active low enable input, low drive strength and normal slew rate.

Truth Table Symbol Descriptions

Combinational truth tables use the following symbols:

- 1 - indicates logic level one.
- 0 - indicates logic level zero.
- A - indicates internal input port.
- NC - indicates not connected.
- PAD - indicates external port.
- X - indicates either logic level one or zero (don't care).
- Z - indicates three-state logic level (high resistance).

GLx**Function**

Global Input Buffer

Truth Table

Input	Output
PAD	GL
0	0
1	1

Input


PAD

Output

GL

Available GLx Macro Types

Name	Description
GL25	2.5 Volt CMOS input levels
GL33	3.3 Volt CMOS input levels
GL25LP	2.5 Volt CMOS input levels, low power

GLxU**Function**

Global Input Buffer with Pull-up Resistor

Truth Table

Input	Output
PAD	GL
0	0
1	1
NC	1

Input

PAD


Output

GL

Available GLxU Macro Types

Name	Description
GL25U	2.5 Volt CMOS input levels, with pull-up resistor
GL33U	3.3 Volt CMOS input levels, with pull-up resistor
GL25LPU	2.5 Volt CMOS input levels, low power, with pull-up resistor

GLINT



Function

Global Buffer with Internal Connection

Truth Table

Input	Output
A	GL
1	1
0	0


Input

A

Output

GL

GLIBx



Function

Global Input Buffer with Independent Input Buffer

Truth Table

Input	Output	Input	Output
PAD	Y	A	GL
1	1	1	1
0	0	0	0

Input

PAD, A


Output

Y, GL

Available GLIBx Macro Types

Name	Description
GLIB25	2.5 Volt CMOS input levels
GLIB33	3.3 Volt CMOS input levels
GLIB25LP	2.5 Volt CMOS input levels, low power

GLIBxU



Input

PAD, A

Output

Y, GL

Function

Global Input Buffer with Independent Input Buffer and Pull-up Resistor


Truth Table

Input	Output	Input	Output
PAD	Y	A	GL
1	1	1	1
0	0	0	0
NC	1		

Available GLIBxU Macro Types

Name	Description
GLIB25U	2.5 Volt CMOS input levels, with pull-up resistor
GLIB33U	3.3 Volt CMOS input levels, with pull-up resistor
GLIB25LPU	2.5 Volt CMOS input levels, low power, with pull-up resistor

GLMIBx



Input

PAD, A, EN

Output

Y, GL

Function

Global Multiplexed Input Buffer

Truth Table

Input	Output
PAD	Y
1	1
0	0


Truth Table

Input			Output
PAD	A	EN	GL
0	X	0	0
1	X	0	1
X	1	1	1
X	0	1	0

Available GLMIBx Macro Types

Name	Description
GLMIB25	2.5 Volt CMOS input levels
GLMIB33	3.3 Volt CMOS input levels
GLMIB25LP	2.5 Volt CMOS input levels, low power

GLMIBxU



Function

Global Multiplexed Input Buffer with Pull-up Resistor

Truth Table

Input	Output
PAD	Y
1	1
0	0
NC	1

Truth Table

Input			Output
PAD	A	EN	GL
0	X	0	0
1	X	0	1
X	1	1	1
X	0	1	0
NC	X	0	1

Input

PAD, A, EN


Output

Y, GL

Available GLMIBxU Macro Types

Name	Description
GLMIB25U	2.5 Volt CMOS input levels, with pull-up resistor
GLMIB33U	3.3 Volt CMOS input levels, with pull-up resistor
GLMIB25LP	2.5 Volt CMOS input levels, low power, with pull-up resistor

GLMIBLx



Function

Global Multiplexed Input Buffer with Active Low Enable

Truth Table

Input	Output
PAD	Y
1	1
0	0

Truth Table

Input			Output
PAD	A	EN	GL
X	0	0	0
X	1	0	1
1	X	1	1
0	X	1	0

Input

PAD, A, EN


Output

Y, GL

Available GLMIBLxU Macro Types

Name	Description
GLMIBL25	2.5 Volt CMOS input levels
GLMIBL33	3.3 Volt CMOS input levels
GLMIBL25LP	2.5 Volt CMOS input levels, low power

GLMIBLxU



Input

PAD, A, EN

Output

Y, GL

Function

Global Multiplexed Input Buffer with Active Low Enable and Pull-up Resistor

Truth Table

Input	Output
PAD	Y
0	0
1	1
NC	1


Truth Table

Input			Output
PAD	A	EN	GL
X	0	0	0
X	1	0	1
1	X	1	1
0	X	1	0
NC	X	1	1

Available GLMIBLxU Macro Types

Name	Description
GLMIBL25U	2.5 Volt CMOS input levels, with pull-up resistor
GLMIBL33U	3.3 Volt CMOS input levels, with pull-up resistor
GLMIBL25LPU	2.5 Volt CMOS input levels, low power, with pull-up resistor

IBx



Input

PAD

Output

Y

Function

Input Buffer


Truth Table

Input	Output
PAD	Y
0	0
1	1

Available IBx Macro Types

Name	Description
IB25	2.5 Volt CMOS input levels
IB33	3.3 Volt CMOS input levels
IB25LP	2.5 Volt CMOS input levels, low power

IBxU



Function

Input Buffer with Pull-up Resistor

Truth Table

Input	Output
PAD	Y
0	0
1	1
NC	1

Input

PAD


Output

Y

Available IBxU Macro Types

Name	Description
IB25U	2.5 Volt CMOS input levels, with pull-up resistor
IB33U	3.3 Volt CMOS input levels, with pull-up resistor
IB25LPU	2.5 Volt CMOS input levels, low power, with pull-up resistor

IOB25x



Function

Bi-Directional Buffer

Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	A	A
0	X	X	X	PAD

Input

EN, A, PAD


Output

PAD, Y

Available IOB25x Macro Types

Name	Description
IOB25HH	2.5 Volt CMOS input levels, high drive strength, high slew rate
IOB25HL	2.5 Volt CMOS input levels, high drive strength, low slew rate
IOB25HN	2.5 Volt CMOS input levels, high drive strength, normal slew rate
IOB25LH	2.5 Volt CMOS input levels, low drive strength, high slew rate
IOB25LL	2.5 Volt CMOS input levels, low drive strength, low slew rate
IOB25LN	2.5 Volt CMOS input levels, low drive strength, normal slew rate

IOB25xU



Input

EN, A, PAD

Output

PAD, Y

Function

Bi-Directional Buffer with Pull-up Resistor


Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	A	A
0	X	X	X	PAD
0	X	NC	NC	1

Available IOB25xU Macro Types

Name	Description
IOB25HHU	2.5 Volt CMOS input levels, high drive strength, high slew rate, with pull-up resistor
IOB25HLU	2.5 Volt CMOS input levels, high drive strength, low slew rate, with pull-up resistor
IOB25HNU	2.5 Volt CMOS input levels, high drive strength, normal slew rate, with pull-up resistor
IOB25LHU	2.5 Volt CMOS input levels, low drive strength, high slew rate, with pull-up resistor
IOB25LLU	2.5 Volt CMOS input levels, low drive strength, low slew rate, with pull-up resistor
IOB25LNU	2.5 Volt CMOS input levels, low drive strength, normal slew rate, with pull-up resistor

IOB25LPx



Input

EN, A, PAD

Output

PAD, Y

Function

Bi-Directional Buffer (Low Power)


Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	A	A
0	X	X	X	PAD

Available IOB25LPx Macro Types

Name	Description
IOB25LPHH	2.5 Volt CMOS input levels, low power, high drive strength, high slew rate
IOB25LPHL	2.5 Volt CMOS input levels, low power, high drive strength, low slew rate
IOB25LPHN	2.5 Volt CMOS input levels, low power, high drive strength, normal slew rate
IOB25LPLH	2.5 Volt CMOS input levels, low power, low drive strength, high slew rate
IOB25LPLL	2.5 Volt CMOS input levels, low power, low drive strength, low slew rate
IOB25LPLN	2.5 Volt CMOS input levels, low power, low drive strength, normal slew rate

IOB25LPxU



Function

Bi-Directional Buffer with Low Power and Pull-up Resistor

Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	A	A
0	X	X	X	PAD
0	X	NC	NC	1

Input

EN, A, PAD


Output

PAD, Y

Available IOB25LPxU Macro Types

Name	Description
IOB25LPHHU	2.5 Volt CMOS input levels, low power, high drive strength, high slew rate, with pull-up resistor
IOB25LPHLU	2.5 Volt CMOS input levels, low power, high drive strength, low slew rate, with pull-up resistor
IOB25LPHNU	2.5 Volt CMOS input levels, low power, high drive strength, normal slew rate, with pull-up resistor
IOB25LPLHU	2.5 Volt CMOS input levels, low power, low drive strength, high slew rate, with pull-up resistor
IOB25LPLLU	2.5 Volt CMOS input levels, low power, low drive strength, low slew rate, with pull-up resistor
IOB25LPLNU	2.5 Volt CMOS input levels, low power, low drive strength, normal slew rate, with pull-up resistor

IOB33x



Function

Bi-Directional Buffer

Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	A	A
0	X	X	X	PAD

Input

EN, A, PAD


Output

PAD, Y

Available IOB33x Macro Types

Name	Description
IOB33LH	3.3 Volt CMOS input levels, low strength drive, high slew rate
IOB33LL	3.3 Volt CMOS input levels, low strength drive, low slew rate
IOB33LN	3.3 Volt CMOS input levels, low strength drive, normal slew rate
IOB33PH	3.3 Volt CMOS input levels, PCI compliant, high slew rate
IOB33PL	3.3 Volt CMOS input levels, PCI compliant, low slew rate
IOB33PN	3.3 Volt CMOS input levels, PCI compliant, normal slew rate

IOB33xU


Input

EN, A, PAD

Output

PAD, Y

Function

Bi-Directional Buffer with Pull-up Resistor


Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	A	A
0	X	X	X	PAD
0	X	NC	NC	1

Available IOB33xU Macro Types

Name	Description
IOB33LHU	3.3 Volt CMOS input levels, low strength drive, high slew rate, with pull-up resistor
IOB33LLU	3.3 Volt CMOS input levels, low strength drive, low slew rate, with pull-up resistor
IOB33LNU	3.3 Volt CMOS input levels, low strength drive, normal slew rate, with pull-up resistor
IOB33PHU	3.3 Volt CMOS input levels, PCI compliant, high slew rate, with pull-up resistor
IOB33PLU	3.3 Volt CMOS input levels, PCI compliant, low slew rate, with pull-up resistor
IOB33PNU	3.3 Volt CMOS input levels, PCI compliant, normal slew rate, with pull-up resistor

IOBL25x


Input

EN, A, PAD

Output

PAD, Y

Function

Bi-Directional Buffer with Active Low Enable


Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	X	PAD
0	X	X	A	A

Available IOBL25x Macro Types

Name	Description
IOBL25HH	2.5 Volt CMOS input levels, high drive strength, high slew rate
IOBL25HL	2.5 Volt CMOS input levels, high drive strength, low slew rate
IOBL25HN	2.5 Volt CMOS input levels, high drive strength, normal slew rate
IOBL25LH	2.5 Volt CMOS input levels, low drive strength, high slew rate
IOBL25LL	2.5 Volt CMOS input levels, low drive strength, low slew rate
IOBL25LN	2.5 Volt CMOS input levels, low drive strength, normal slew rate

IOBL25xU

**Input**

EN, A, PAD

Output

PAD, Y

Function

Bi-Directional Buffer with Active Low Enable and Pull-up Resistor


Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	X	PAD
0	X	X	A	A
1	X	NC	NC	1

Available IOBL25xU Macro Types

Name	Description
IOBL25HHU	2.5 Volt CMOS input levels, high drive strength, high slew rate, with pull-up resistor
IOBL25HLU	2.5 Volt CMOS input levels, high drive strength, low slew rate, with pull-up resistor
IOBL25HNU	2.5 Volt CMOS input levels, high drive strength, normal slew rate, with pull-up resistor
IOBL25LHU	2.5 Volt CMOS input levels, low drive strength, high slew rate, with pull-up resistor
IOBL25LLU	2.5 Volt CMOS input levels, low drive strength, low slew rate, with pull-up resistor
IOBL25LNU	2.5 Volt CMOS input levels, low drive strength, normal slew rate, with pull-up resistor

IOBL25LPx

**Input**

EN, A, PAD

Output

PAD, Y

Function

Bi-Directional Buffer with Active Low Enable (Low Power)


Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	X	PAD
0	X	X	A	A

Available IOBL25LPx Macro Types

Name	Description
IOBL25LPHH	2.5 Volt CMOS input levels, low power, high drive strength, high slew rate
IOBL25LPHL	2.5 Volt CMOS input levels, low power, high drive strength, low slew rate
IOBL25LPHN	2.5 Volt CMOS input levels, low power, high drive strength, normal slew rate
IOBL25LPLH	2.5 Volt CMOS input levels, low power, low drive strength, high slew rate
IOBL25LPLL	2.5 Volt CMOS input levels, low power, low drive strength, low slew rate
IOBL25LPLN	2.5 Volt CMOS input levels, low power, low drive strength, normal slew rate

IOBL25LPxU



Input

EN, A, PAD

Output

PAD, Y

Function

Bi-Directional Buffer with Active Low Enable, Low Power, and Pull-up Resistor


Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	X	PAD
0	X	X	A	A
1	X	NC	NC	1

Available IOBL25LPxU Macro Types

Name	Description
IOBL25LPHHU	2.5 Volt CMOS input levels, low power, high drive strength, high slew rate, with pull-up resistor
IOBL25LPHLU	2.5 Volt CMOS input levels, low power, high drive strength, low slew rate, with pull-up resistor
IOBL25LPHNU	2.5 Volt CMOS input levels, low power, high drive strength, normal slew rate, with pull-up resistor
IOBL25LPLHU	2.5 Volt CMOS input levels, low power, low drive strength, high slew rate, with pull-up resistor
IOBL25LPLLU	2.5 Volt CMOS input levels, low power, low drive strength, low slew rate, with pull-up resistor
IOBL25LPLNU	2.5 Volt CMOS input levels, low power, low drive strength, normal slew rate, with pull-up resistor

IOBL33x



Input

EN, PAD, A

Output

PAD, Y

Function

Bi-Directional Buffer with Active Low Enable


Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	X	PAD
0	X	X	A	A

Available IOBL33x Macro Types

Name	Description
IOBL33LH	3.3 Volt CMOS input levels, low strength drive, high slew rate
IOBL33LL	3.3 Volt CMOS input levels, low strength drive, low slew rate
IOBL33LN	3.3 Volt CMOS input levels, low strength drive, normal slew rate
IOBL33PH	3.3 Volt CMOS input levels, PCI compliant, high slew rate
IOBL33PL	3.3 Volt CMOS input levels, PCI compliant, low slew rate
IOBL33PN	3.3 Volt CMOS input levels, PCI compliant, normal slew rate

IOBL33xU



Function

Bi-Directional Buffer with Active Low Enable and Pull-up Resistor

Truth Table

Input			Output	
EN	A	PAD	PAD	Y
1	X	X	X	PAD
0	X	X	A	A
1	X	NC	NC	1

Input

EN, PAD, A


Output

PAD, Y

Available IOBL33xU Macro Types

Name	Description
IOBL33LHU	3.3 Volt CMOS input levels, low strength drive, high slew rate, with pull-up resistor
IOBL33LLU	3.3 Volt CMOS input levels, low strength drive, low slew rate, with pull-up resistor
IOBL33LNU	3.3 Volt CMOS input levels, low strength drive, normal slew rate, with pull-up resistor
IOBL33PHU	3.3 Volt CMOS input levels, PCI compliant, high slew rate, with pull-up resistor
IOBL33PLU	3.3 Volt CMOS input levels, PCI compliant, low slew rate, with pull-up resistor
IOBL33PNU	3.3 Volt CMOS input levels, PCI compliant, normal slew rate, with pull-up resistor

OB25x



Function

Output Buffer

Truth Table

Input	Output
A	PAD
0	0
1	1

Input

A


Output

PAD

Available OB25x Macro Types

Name	Description
OB25HH	2.5 Volt CMOS input levels, high strength drive, high slew rate
OB25HL	2.5 Volt CMOS input levels, high strength drive, low slew rate
OB25HN	2.5 Volt CMOS input levels, high strength drive, normal slew rate
OB25LH	2.5 Volt CMOS input levels, low strength drive, high slew rate
OB25LL	2.5 Volt CMOS input levels, low strength drive, low slew rate
OB25LN	2.5 Volt CMOS input levels, low strength drive, normal slew rate

OB25LPx



Function

Output Buffer (Low Power)

Truth Table

Input	Output
A	PAD
0	0
1	1

Input

A


Output

PAD

Available OB25LPx Macro Types

Name	Description
OB25LPHH	2.5 Volt CMOS input levels, low power, high strength drive, high slew rate
OB25LPHL	2.5 Volt CMOS input levels, low power, high strength drive, low slew rate
OB25LPHN	2.5 Volt CMOS input levels, low power, high strength drive, normal slew rate
OB25LPLH	2.5 Volt CMOS input levels, low power, low strength drive, high slew rate
OB25LPLL	2.5 Volt CMOS input levels, low power, low strength drive, low slew rate
OB25LPLN	2.5 Volt CMOS input levels, low power, low strength drive, normal slew rate

OB33x



Function

Output Buffer

Truth Table

Input	Output
A	PAD
0	0
1	1

Input

A


Output

PAD

Available OB33x Macro Types

Name	Description
OB33LH	3.3 Volt CMOS input levels, low strength drive, high slew rate
OB33LL	3.3 Volt CMOS input levels, low strength drive, low slew rate
OB33LN	3.3 Volt CMOS input levels, low strength drive, normal slew rate
OB33PH	3.3 Volt CMOS input levels, PCI compliant, high slew rate
OB33PL	3.3 Volt CMOS input levels, PCI compliant, low slew rate
OB33PN	3.3 Volt CMOS input levels, PCI compliant, normal slew rate

OTB25x



Function

Three State Output Buffer

Truth Table

Input		Output
EN	A	PAD
0	X	Z
1	1	1
1	0	0

Input

EN, A


Output

PAD

Available OTB25x Macro Types

Name	Description
OTB25HH	2.5 Volt CMOS input levels, high strength drive, high slew rate
OTB25HL	2.5 Volt CMOS input levels, high strength drive, low slew rate
OTB25HN	2.5 Volt CMOS input levels, high strength drive, normal slew rate
OTB25LH	2.5 Volt CMOS input levels, low strength drive, high slew rate
OTB25LL	2.5 Volt CMOS input levels, low strength drive, low slew rate
OTB25LN	2.5 Volt CMOS input levels, low strength drive, normal slew rate

OTB25LPx



Function

Three State Output Buffer (Low Power)

Truth Table

Input		Output
EN	A	PAD
0	X	Z
1	1	1
1	0	0

Input


EN, A

Output

PAD

Available OTB25LPx Macro Types

Name	Description
OTB25LPLH	2.5 Volt CMOS input levels, low power, high strength drive, high slew rate
OTB25LPLL	2.5 Volt CMOS input levels, low power, high strength drive, low slew rate
OTB25LPLN	2.5 Volt CMOS input levels, low power, high strength drive, normal slew rate
OTB25LPLH	2.5 Volt CMOS input levels, low power, low strength drive, high slew rate
OTB25LPLL	2.5 Volt CMOS input levels, low power, low strength drive, low slew rate
OTB25LPLN	2.5 Volt CMOS input levels, low power, low strength drive, normal slew rate

OTB33x**Input**

EN, A

Output

PAD

Function


Three State Output Buffer

Truth Table

Input		Output
EN	A	PAD
0	X	Z
1	1	1
1	0	0

Available OTB33x Macro Types

Name	Description
OTB33LH	3.3 Volt CMOS input levels, low strength drive, high slew rate
OTB33LL	3.3 Volt CMOS input levels, low strength drive, low slew rate
OTB33LN	3.3 Volt CMOS input levels, low strength drive, normal slew rate
OTB33PH	3.3 Volt CMOS input levels, PCI compliant, high slew rate
OTB33PL	3.3 Volt CMOS input levels, PCI compliant, low slew rate
OTB33PN	3.3 Volt CMOS input levels, PCI compliant, normal slew rate

OTBL25x**Input**

EN, A

Output

PAD

Function

Three State Output Buffer with Active Low Enable


Truth Table

Input		Output
EN	A	PAD
0	0	0
0	1	1
1	X	Z

Available OTBL25x Macro Types

Name	Description
OTBL25HH	2.5 Volt CMOS input levels, high strength drive, high slew rate
OTBL25HL	2.5 Volt CMOS input levels, high strength drive, low slew rate
OTBL25HN	2.5 Volt CMOS input levels, high strength drive, normal slew rate
OTBL25LH	2.5 Volt CMOS input levels, low strength drive, high slew rate
OTBL25LL	2.5 Volt CMOS input levels, low strength drive, low slew rate
OTBL25LN	2.5 Volt CMOS input levels, low strength drive, normal slew rate

OTBL25LPx



Function

Three State Output Buffer with Active Low Enable

Truth Table

Input		Output
EN	A	PAD
0	0	0
0	1	1
1	X	Z

Input

EN, A


Output

PAD

Available OTBL25LPx Macro Types

Name	Description
OTBL25LPLH	2.5 Volt CMOS input levels, low power, high strength drive, high slew rate
OTBL25LPLL	2.5 Volt CMOS input levels, low power, high strength drive, low slew rate
OTBL25LPLN	2.5 Volt CMOS input levels, low power, high strength drive, normal slew rate
OTBL25LPPH	2.5 Volt CMOS input levels, low power, low strength drive, high slew rate
OTBL25LPLL	2.5 Volt CMOS input levels, low power, low strength drive, low slew rate
OTBL25LPPN	2.5 Volt CMOS input levels, low power, low strength drive, normal slew rate

OTBL33x



Function

Three State Output Buffer with Active Low Enable

Truth Table

Input		Output
EN	A	PAD
0	0	0
0	1	1
1	X	Z

Input

EN, A

Output

PAD

Available OTBL33X Macro Types

Name	Description
OTBL33LH	3.3 Volt CMOS input levels, low strength drive, high slew rate
OTBL33LL	3.3 Volt CMOS input levels, low strength drive, low slew rate
OTBL33LN	3.3 Volt CMOS input levels, low strength drive, normal slew rate
OTBL33PH	3.3 Volt CMOS input levels, PCI compliant, high slew rate
OTBL33PL	3.3 Volt CMOS input levels, PCI compliant, low slew rate
OTBL33PN	3.3 Volt CMOS input levels, PCI compliant, normal slew rate

Memory Cells

Embedded memory blocks in the A500K family can be configured as FIFO or static RAM with the following features:

- basic block size is 256 word by 9 bit.
- FIFO includes complete control logic.
- static RAM with independent read and write ports.

Naming Convention for RAMs

RAM model names consist of up to four parts:

- A base name indicating the type and size (RAM256x9)
- A one character code designating the write port as asynchronous (A) or synchronous (S).
- A one or two character code designating the read port as asynchronous (A) or synchronous registered (SR) or synchronous transparent (ST).
- An optional one character code designating parity (P) generated.

For example: RAM256x9SAP is a 256-word by 9-bit RAM with synchronous write and asynchronous read ports using the generate parity feature.

SRAM Interface Signals

The illustration and table below describe basic embedded SRAM interface signals.




Table 4-1: SRAM Signal Descriptions

SRAM Signal	Bits	In/Out	Description
DI<8:0>	9	IN	Input data bits <8:0>, <8> can be used for parity in
RADDR<7:0>	8	IN	Read address
WADDR<7:0>	8	IN	Write address
WRB	1	IN	Negative true write pulse
RDB	1	IN	Negative true read pulse
WBLKB	1	IN	Negative true write block select
RBLKB	1	IN	Negative true read block select
PARODD	1	IN	Selects odd parity generation/detect when high, even when low
WCLKS	1	IN	Write clock used in synchronous mode on write side
RCLKS	1	IN	Write clock used in synchronous mode on read side
DO<8:0>	9	OUT	Output data bits <8:0>, <8> can be used for parity out
WPE	1	OUT	Write parity error flag
RPE	1	OUT	Read parity error flag

Naming Convention for FIFOs

FIFO model names consist of up to four parts:

- A base name indicating the type and size (FIFO256x9)
- A one character code designating the write port as asynchronous (A) or synchronous (S).
- A one or two character code designating the read port as asynchronous (A) or synchronous registered (SR) or synchronous transparent (ST).
- An optional one character code designating parity (P) generated.

For example: FIFO256x9SSRP is a 256-word by 9-bit FIFO with synchronous write and synchronous read ports (synchronous to separate clocks named RCLKS and WCLKS), has registered outputs and uses the generate parity feature.

FIFO Interface Signals

This illustration and the table below describe FIFO interface signals.





Table 4-2: FIFO Signal Descriptions

FIFO Signal	Bits	In/Out	Description
DI<8:0>	9	IN	Input data bits <8:0>, <8> can be used for parity in
LEVEL<7:0>	8	IN	Reference signal for the generation of the EQTH and GEQTH flags
LGDEP<2:0>	3	IN	Configures DEPTH of the FIFO to $2^{(LGDEP+1)}$
WRB	1	IN	Negative true write pulse
RDB	1	IN	Negative true read pulse
WBLKB	1	IN	Negative true write block select
RBLKB	1	IN	Negative true read block select
PARODD	1	IN	Selects odd parity generation/detect when high, even when low
WCLKS	1	IN	Write clock used in synchronous mode on write side
RCLKS	1	IN	Write clock used in synchronous mode on read side
RESET	1	IN	Negative true reset for FIFO pointers
DO<8:0>	9	OUT	Output data bits <8:0>, <8> can be used for parity out
FULL	2	OUT	FIFO flag. FULL prevents write. EMPTY prevents read
EMPTY	1	OUT	FIFO flag. EMPTY prevents read
WPE	1	OUT	Write parity error flag
RPE	1	OUT	Read parity error flag
EQTH	1	OUT	EQTH is true when the FIFO holds (LEVEL) words
GEQTH	1	OUT	GEQTH is true when the FIFO holds (LEVEL) words or more

RAM256x9AA**Function**


Asynchronous Write/Asynchronous Read RAM with Parity Checking

Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, PARROD

Output

DO, WPE, RPE

RAM256x9AAP**Function**

Asynchronous Write/Asynchronous Read RAM with Parity Generation


Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, PARROD

Output

DO

RAM256x9ASR



Function

Asynchronous Write/Synchronous Read RAM with Registered Output and Parity Checking


Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, RCLKS, PARROD

Output

DO, WPE, RPE

RAM256x9ASRP



Function


Asynchronous Write/Synchronous Read RAM with Registered Output and Parity Generation

Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, RCLKS, PARROD

Output

DO

RAM256x9AST**Function**


Asynchronous Write/Synchronous Read RAM with Transparent Output and Parity Checking

Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, RCLKS, PARODD

Output

DO, WPE, RPE

RAM256x9ASTP**Function**

Asynchronous Write/Synchronous Read RAM with Transparent Output and Parity Generation


Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, RCLKS, PARODD

Output

DO

RAM256x9SA



Function

Synchronous Write/Asynchronous Read RAM with Parity Checking


Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, WCLKS, PARODD

Output

DO, WPE, RPE

RAM256x9SAP



Function

Synchronous Write/Asynchronous Read RAM with Parity Generation


Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, WCLKS, PARODD

Output

DO

RAM256x9SSR



Function

Synchronous Write/Synchronous Read RAM with Registered Output and Parity Checking


Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, WCLKS, RCLKS,
PARODD

Output

DO, WPE, RPE

RAM256x9SSRP



Function

Synchronous Write/Synchronous Read RAM with Registered Output and Parity Generation


Input

DI, RADDR, WADDR,
WRB, RDB, WBLKB,
RBLKB, WCLKS, RCLKS,
PARODD

Output

DO

RAM256x9SST



Function

Synchronous Write/Synchronous Read RAM with Transparent Output and Parity Checking


Input

DI, RADDR, WADDR, WRB, RDB, WBLKB, RBLKB, WCLKS, RCLKS, PARROD

Output

DO, WPE, RPE

RAM256x9SSTP



Function

Synchronous Write/Synchronous Read RAM with Transparent Output and Parity Generation


Input

DI, RADDR, WADDR, WRB, RDB, WBLKB, RBLKB, WCLKS, RCLKS, PARROD

Output

DO

Memory Cells, FIFO

FIFO256x9AA**Function**


Asynchronous Write/Asynchronous Read FIFO with Parity Checking

Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, RESET, PARROD

Output

DO, FULL, EMPTY, WPE, RPE, EQTH, GEQTH

FIFO256x9AAP**Function**

Asynchronous Write/Asynchronous Read FIFO with Parity Generation


Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, RESET, PARROD

Output

DO, FULL, EMPTY, EQTH, GEQTH

FIFO256x9ASR



Function

Asynchronous Write/Synchronous Read FIFO with Registered Output and Parity Checking


Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, RCLKS, RESET, PARROD

Output

DO, FULL, EMPTY, WPE, RPE, EQTH, GEQTH

FIFO256x9ASRP



Function


Asynchronous Write/Synchronous Read FIFO with Registered Output and Parity Generation

Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, RCLKS, RESET, PARROD

Output

DO, FULL, EMPTY, EQTH, GEQTH

FIFO256x9AST**Function**


Asynchronous Write/Synchronous Read FIFO with Transparent Output and Parity Checking

Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, RCLKS, RESET, PARROD

Output

DO, FULL, EMPTY, WPE, RPE, EQTH, GEQTH

FIFO256x9ASTP**Function**

Asynchronous Write/Synchronous Read FIFO with Transparent Output and Parity Generation


Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, RCLKS, RESET, PARROD

Output

DO, FULL, EMPTY, EQTH, GEQTH

FIFO256x9SA



Function

Synchronous Write/Asynchronous Read FIFO with Parity Checking


Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, WCLKS, RESET, PARROD

Output

DO, FULL, EMPTY, WPE, RPE, EQTH, GEQTH

FIFO256x9SAP



Function

Synchronous Write/Asynchronous Read FIFO with Parity Generation


Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, WCLKS, RESET, PARROD

Output

DO, FULL, EMPTY, EQTH, GEQTH

FIFO256x9SSR



Function

Synchronous Write/Synchronous Read FIFO with Registered Output and Parity Checking


Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, WCLKS, RCLKS, RESET, PARODD

Output

DO, FULL, EMPTY, WPE, RPE, EQTH, GEQTH

FIFO256x9SSRP



Function

Synchronous Write/Synchronous Read FIFO with Registered Output and Parity Generation


Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, WCLKS, RCLKS, RESET, PARODD

Output

DO, FULL, EMPTY, EQTH, GEQTH

FIFO256x9SST



Function

Synchronous Write/Synchronous Read FIFO with Transparent Output and Parity Checking


Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, WCLKS, RCLKS, RESET, PARROD

Output

DO, FULL, EMPTY, WPE, RPE, EQTH, GEQTH

FIFO256x9SSTP



Function

Synchronous Write/Synchronous Read FIFO with Transparent Output and Parity Generation

Input

DI, LEVEL, LGDEP, WRB, RDB, WBLKB, RBLKB, WCLKS, RCLKS, RESET, PARROD

Output

DO, FULL, EMPTY, EQTH, GEQTH

Product Support

Actel backs its products with various support services including Customer Service, a Customer Applications Center, a Web and FTP site, electronic mail, and worldwide sales offices. This appendix contains information about using these services and contacting Actel for service and support.

Actel U.S. Toll-Free Line

Use the Actel toll-free line to contact Actel for sales information, technical support, requests for literature about Actel and Actel products, Customer Service, investor information, and using the Action Facts service.

The Actel Toll-Free Line is (888) 99-ACTEL.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From Northeast and North Central U.S.A., call (408) 522-4480.

From Southeast and Southwest U.S.A., call (408) 522-4480.

From South Central U.S.A., call (408) 522-4434.

From Northwest U.S.A., call (408) 522-4434.

From Canada, call (408) 522-4480.

From Europe, call (408) 522-4252 or +44 (0) 1256 305600.

From Japan, call (408) 522-4743.

From the rest of the world, call (408) 522-4743.

Fax, from anywhere in the world (408) 522-8044.

Customer Applications Center

The Customer Applications Center is staffed by applications engineers who can answer your hardware, software, and design questions.

All calls are answered by our Technical Message Center. The center retrieves information, such as your name, company name, phone number and your question, and then issues a case number. The Center then forwards the information to a queue where the first available application engineer receives the data and returns your call. The phone hours are from 7:30 a.m. to 5 p.m., Pacific Standard Time, Monday through Friday.

The Customer Applications Center number is (800) 262-1060.

European customers can call +44 (0) 1256 305600.

Guru Automated Technical Support

Guru is a Web based automated technical support system accessible through the Actel home page (<http://www.actel.com/guru/>). Guru provides answers to technical questions about Actel products. Many answers include diagrams, illustrations and links to other resources on the Actel Web site. Guru is available 24 hours a day, seven days a week.

Web Site

Actel has a World Wide Web home page where you can browse a variety of technical and non-technical information. Use a Net browser (Netscape recommended) to access Actel's home page.

The URL is <http://www.actel.com>. You are welcome to share the resources we have provided on the net.

Be sure to visit the "Actel User Area" on our Web site, which contains information regarding: products, technical services, current manuals, and release notes.

FTP Site

Actel has an anonymous FTP site located at <ftp://ftp.actel.com>. You can directly obtain library updates, software patches, design files, and data sheets.

Electronic Mail

You can communicate your technical questions to our e-mail address and receive answers back by e-mail, fax, or phone. Also, if you have design problems, you can e-mail your design files to receive assistance. The e-mail account is monitored several times per day.

The technical support e-mail address is tech@actel.com.

Worldwide Sales Offices

Headquarters

Actel Corporation
955 East Arques Avenue
Sunnyvale, California 94086
Toll Free: 888.99.ACTEL

Tel: 408.739.1010
Fax: 408.739.1540

US Sales Offices

California

Bay Area
Tel: 408.328.2200
Fax: 408.328.2358

Irvine

Tel: 949.727.0470
Fax: 949.727.0476

San Diego

Tel: 619.938.9860
Fax: 619.938.9887

Thousand Oaks

Tel: 805.375.5769
Fax: 805.375.5749

Colorado

Tel: 303.420.4335
Fax: 303.420.4336

Florida

Tel: 407.677.6661
Fax: 407.677.1030

Georgia

Tel: 770.831.9090
Fax: 770.831.0055

Illinois

Tel: 847.259.1501
Fax: 847.259.1572

Maryland

Tel: 410.381.3289
Fax: 410.290.3291

Massachusetts

Tel: 978.244.3800
Fax: 978.244.3820

Minnesota

Tel: 612.854.8162
Fax: 612.854.8120

North Carolina

Tel: 919.376.5419
Fax: 919.376.5421

Pennsylvania

Tel: 215.830.1458
Fax: 215.706.0680

Texas

Tel: 972.235.8944
Fax: 972.235.965

International Sales Offices

Canada

Suite 203
135 Michael Cowpland Dr.,
Kanata, Ontario K2M 2E9

Tel: 613.591.2074
Fax: 613.591.0348

France

361 Avenue General de Gaulle
92147 Clamart Cedex

Tel: +33 (0)1.40.83.11.00
Fax: +33 (0)1.40.94.11.04

Germany

Bahnhofstrasse 15
85375 Neufahrn

Tel: +49 (0)8165.9584.0
Fax: +49 (0)8165.9584.1

Hong Kong

Suite 2206,
Parkside Pacific Place,
88 Queensway

Tel: +011.852.2877.6226
Fax: +011.852.2918.9693

Italy

Via Giovanni da Udine No. 34
20156 Milano

Tel: +39 (0)2.3809.3259
Fax: +39 (0)2.3809.3260

Japan

EXOS Ebisu Building 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150

Tel: +81 (0)3.3445.7671
Fax: +81 (0)3.3445.7668

Korea

135-090, 18th Floor,
Kyoung Am Building
157-27 Samsung-dong
Kangnam-ku, Seoul

Tel: +82 (0)2.555.7425
Fax: +82 (0)2.555.5779

Taiwan

4F-3, No. 75, Sec. 1,
Hsin-Tai-Wu Road,
Hsi-chih, Taipei, 221

Tel: +886 (0)2.698.2525
Fax: +886 (0)2.698.2548

United Kingdom

Daneshill House,
Lutyens Close
Basingstoke,
Hampshire RG24 8AG

Tel: +44 (0)1256.305600
Fax: +44 (0)1256.355420

