



Incremental Synthesis



In the next 45 minutes . . .



- SOPC designs The Challenge for FPGA Synthesis
- The Top-Down 'v' Bottom-Up Trade-off.
- Introducing MultiPointTM Synthesis
 - Unlimited Capacity
 - Fast
 - Incremental
- Demonstration of Synplify Pro V7.2 including the Multipoint technology









35%



How do you integrate, analyze and

optimize your multi-million gate design?

Source:Dataquest 2001 (ASIC gates)

ATERA.

Flow choices for SOPC . .





Synthesis flow reminder

What is MultiPoint[™] Synthesis ? Symplicity

- Hierarchical synthesis methodology for large designs
- High capacity synthesis
- Incremental synthesis
- User defined Compile Points
 - Soft: Allows full boundary optimization
 - Hard: Allows boundary optimization while maintaining ports
 - Locked: No boundary optimization

MultiPoint[™] Synthesis steps

- Compile HDL, create RTL view
- Define Compile Points
 - (Automatic time-budgeting)
- Map each compile point
 - Only if required
- Create ILM's and insert into Top-Level
- Optimize Top-level and perform chip-wide timing analysis

ILM Creation In MultiPoint[™]

ILM is a key technology used in MultiPoint[™] Synthesis

Synthesized Design

ILM average 25% of block

MultiPoint[™] with replicated blocks Symplicity

MultiPoint[™] is Fast

2M gate design, 125 MHz

150k block replicated 9 times specified as a compile point

Incremental Synthesis

At the end of the design cycle

- most of the design has been verified
- most of the design has met timing

Minimize changes using Incremental flow

Use ILM's for all other blocks and mark them as locked compile points

Difference-based Synthesis

Verilog/VHDL file

Incremental Synthesis based on Comparison of RTL, Constraints & Properties NOT JUST DATE STAMP

MultiPoint[™] is Adaptable

MultiPoint[™] is Unique

Only the Synplify Pro® solution has these capabilities.

- Ability to synthesize million gates top-down
- Ability to auto-create and use ILM's during synthesis

Difference-based incremental synthesis

MultiPoint[™] Synthesis features ^{Synplicity}

Feature

Benefit

Use of Interface Layer Models (ILM's)	 Needs less memory = Increased capacity Faster synthesis without loss of QoR
Difference-based Incremental Synthesis	 Only altered modules are re-mapped
Auto Time-budgeting*	 No need for manual constraints creation No wasted Area because of over-constraint
Hard / Soft Compile Points *	 Allows cross-boundary optimization

Multipoint in Action

Demonstration of Synplify Pro V7.2

Demo Summary

MultiPoint[™] Synthesis Summary Symplicity

- High productivity for large designs
- Same QoR and ease-of-use as top-down synthesis
- First and Only Incremental Synthesis
- All existing flows (bottom-up & incremental) are supported and improved
- Applicable to all Synplicity® Tools

Thanks for listening

support@synplicity.com

