



PowerGauge with ModelSim



Agenda

- Power Estimation in Altera PLD
- PowerGauge[™] Power Analysis in Quartus[®] II Software
- Quartus[™] II Software/ ModelSim Overview
- Simulating with ModelSim
 - Timing Simulation
- Calculate Power in Quartus II Software









Power Estimation in Altera PLD



Web-Based Power Calculator

- Easy to Use with Click
- Need to Input Value from Report After Compilation In Quartus II
- Support APEX 20KE/C & APEX[™] II & Mercury[™] Devices (Supporting Stratix[™] Devices Soon)

APEX Step ∄	20KE & 2: Enter	20KC P Logic A	ower Ca rray Info	lculator rmation	
<<	Go back to S	Step 1	Go forw	ard to Step 3 >>	
Enter inf	ormation in th	ie calculators	s below.		
 <u>Clock tree power consumption</u> <u>Logic element (LE) power consumption</u> <u>Embedded system block (ESB) power consumption</u> <u>General-purpose phase-locked loop (PLL) power consumption</u> 					
I _{CCINT} Standby (mA) 10					
Clock	Tree Po	ower Co	nsumptie	on	
Calcul	ate				
[Go to To	op]				
Dedica Clock	ted <u>f_{MAD}</u> s <u>(MH2</u>	<u>(</u> <u>Flip</u>)	Flops	CCINT P (mA) (m	INT 1₩)
1	50.00	4,000.	.00 91.9	2 165.48	5
2	0.00	0.00	0.00	0.00	
3	0.00	0.00	0.00	0.00	
4	0.00	0.00	0.00	0.00	
	11*	Su	btotal: 91.9	2 165.48	3
Fast Global Clocks	<u>f_{MAX} (MHz)</u>	<u>Flip-Flo</u>	ps l _{ocii} (m/	אד Ρ _{ואד} א) (mW)	
	-				
1	0.00	0.00			





Quartus II Power Calculator

- 1. Must Make Vector Wave Form File (*.vwf) for Using PowerGauge in Quartus II Software
- 2. More Accurate than Web Based Power Calculator
- 3. Support APEX Family & Mercury Devices (Supporting Stratix Devices in Next Version)









PowerGauge in Quartus II





PowerGauge Analysis Software

- Estimates Power Consumption Based on Toggle Rate
 - Toggle Rate Derived from User Generated Simulation Vectors
 - Use Quartus II Simulator
- Provides Support For Multiple I/O Standards
- Supports APEX 20KE & Mercury Families
- Modelsim Can Output .Pwf File That Can Be Read by the Quartus II Simulator

Project >EDA Tool Settings >Modelsim Settings Generate Power Input File

Verilog HDL Output Settings	×		
 Options for generating Verilog HDL and SDF output files for use with other EDA to 	ools.		
Simulation tool: ModelSim OEM (Verilog HDL output from Quartus II)			
= Time s <u>c</u> ale: 1 ps			
= 🔟 Map illegal Verilog HDL characters			
Iruncate long hierarchy paths			
Elatten buses into individual nodes			
Loutput Excalibur stripe as a single module	Ŵ		
Generate Power Input File			
OK Cancel <u>R</u> eset			
┑ ┚┟╴┇╴╫╾╪╾╤┚╿╌╴┠╶╌╞╼╼╤┚┟╴╴┆╴╚══╤═╤┛╎╴╴╕╴╚══╤═╝╷╷╷┇			





Power Analysis in Quartus II

imulator Settings	
General Time/Vectors Mode Options Select options for simulation. The setup/hold and glitch options are available only for a simulation that includes Compiler-generated timing information. Note: the availability of some options depends on the current device family.	2. Simulate & Select "Summary" in Simulator Report
Changes apply to Simulator settings 'filtref'	Enclose Setting Name Setting Value
 Simulation coverage reporting Setup and hold time violation detection Glitch detection Glitch interval: 1 ns Estimate power consumption UP one Transaction Model File Name: 1. Select Power Analysis Option 	Project Settings Results for "filtref" Simulator Settin Simulation Start Time Simulator Settings Simulation Waveforms Simulation Waveforms Messages Processing Time Results for "filtref" Compiler Settin Results for "filtref" Compiler Settin Messages Messages Messages Messages Messages Messages Processing Time Messages Processing Time Processing Time
OK Cancel Apply	3. View Results: Internal, I/O, Total Values Which Are Based On Stimulus Toggle Rate



ς





SOPC vorld 2 0 0 2

Quartus II/ Model*Sim* Overview







Basic Simulation Steps

- **1** ⇒ Change Directory
- 2 ⇒ Create Library(s)
- **3** ⇒ Map Library to Physical Directory
- **4** ⇒ Compile Source Code
 - All HDL Code Must Be Compiled
 - Different for Verilog & VHDL
- 5 ⇒ Load Design
- 6 ⇒ Start Simulator





1 ⇒ Change Directory

MM	odelS	im ALTE	RA 5,	5e – Cus	tom /	Altera V	ersion		
<u>F</u> ile	<u>E</u> dit	<u>D</u> esign	<u>V</u> iew	<u>P</u> roject	<u>R</u> un	<u>M</u> acro	<u>O</u> ptions	<u>W</u> indow	<u>H</u> elp
 Ne	 w				- - 🗎	. 🕞 🕺	1 14 0.	м	
<u>0</u> p	en 👘				▶ /sir	n/pref.tcl			
<u> </u>	se				+				
<u>D</u> el	ete				•				
<u> </u>	ange D)irectory							
Sa	ve <u>T</u> rai	nscript							
Sa	ve Trai	nscript <u>A</u> s	s						
Cle	ar Tra	nscript							
Opt	tions								

UI) From within Main Window: File -> Change Directory

Cmd) From within Main, transcript window: ModelSim> cd <drive>:/<directory name>





2 ⇒ Creating ModelSim Library(s)

Model	Sim ALTERA 5.4e
<u>F</u> ile <u>E</u> dit	Design View Run Macro Options Window Help
🔮 🚅 🕴	Browse Libraries Create a New Library View Library
ModelSim>	Compile Project
	Load Design End Simulation

UI) From within Main Window:

Design -> Create a New Library

Cmd) from within Main, transcript window: ModelSim> *vlib* <*library name*>





3 ⇒ Map Logical Library Name(s)

Syntax: vmap <logical_name> <directory_path>

ModelSim ALTERA 5.4e				
<u>F</u> ile <u>E</u> dit	<u>Design</u> ⊻iew <u>R</u> un <u>M</u> acro <u>O</u> ptions <u>W</u> indow <u>H</u> elp			
I Provide Sim>	Browse Libraries III III. III. III. III. III. Create a New Library Cl/vsim/pref.tcl View Library Contents Cl/vsim/pref.tcl			
	<u>Compile</u> Compile <u>P</u> roject			
	Load Design End Simulation			

- UI) From within Main Window:
 - Design -> Browse Libraries
 Design -> Create a New Library

Cmd) From within Main, Transcript Window: ModelSim> vmap my_work c:\my_design\my_lib





Mapping Existing Libraries (UI)



-> vmap lpm_sim c:\QuartusII\library\lpm





Mapping Existing Libraries (UI)



-> vlib my_lib -> vmap my_lib my_lib





Mapping Libraries (UI)

Model9	im ALTERA 5.4e			
<u>F</u> ile <u>E</u> dit	<u>D</u> esign ⊻iew <u>R</u> un	<u>Macro Options Window H</u> elp		
🕸 🚘 🕴		<mark>11 D* D* 🐹 1</mark> + O+		
# Reading I	Browse Libraries	cl/vsim/oref.tcl	1	
ModelSim	🕅 Library Browser			
Modeloimz	Show: All Visible Librar	ies 🛃		
	- Library	maps to D:/guartus200005/eda/sim_lib/u	Nork	
	work	maps to work		Use Add Button to
	alt_ver	maps to \$MODEL_TECH77altera7verilog	g/alt_ver	Create New
Ш	alt_vtl anev20k	maps to \$MODEL_TECH//altera/vhdl/a maps to \$MODEL_TECH/_/altera/vhdl/a	alt_vtl	Library & Map
	apex20k_ver	maps to \$MODEL_TECH//altera/verilg	rapex20k	
	apex20ke	maps to \$MODEL_TECH//altera./∜ndl/a	apex20ke	
	apex20ke_ver	maps to \$MODEL_TECH/Taltera/verilog	g/apex20ke	
	Create a new library a	and/or add a map to the project file.		
	View	Add Edit Delete	Close	





4 ⇒ Compile Source Code (VHDL)

UI) Design -> Compile

- Cmd) vcom -work <library_name> <file1>.vhd <file2>.vhd
 - Files Are Compiled in Order They Appear
 - Compilation Order/Dependencies (Next Slide)
- '87 VHDL is default
 - UI) Use Default Options button to set '93
 - Cmd) Use -93 Option (Must Be First Argument)
- Default Compiles into Library Work
 - Ex. Vcom -93 my_design.vhd
- Note: Design Units Must Be Re-Analyzed When Design Units They Reference Are Changed in Library.





4 ⇒ Compile Source Code (Verilog)

- UI) Design -> Compile
- Cmd) vlog -work <library_name> <file1>.v <file2>.v
 - Files Are Compiled In Order They Appear
 - Order Of Files or Compilation Does Not Matter
- Supports Incremental Compilation
- Default Compiles Into Library Work
 - Ex. vlog my_design.v

Note: Design Units Must Be Re-Analyzed When Design Units They Reference Are Changed in Library.





Compile (UI)

ModelSim ALTERA 5.4e	
File Edit Design View Run Macro Options	
Browse Libraries	
MedelCinx View Library Contents	
Compile Project	1DL Source Files
Load Design	
	Multiple Files &
acc.vi ⊇ acc.vi	hd Click Compile
iler.vi I⊒r filter.vi I⊒r fir_fsm	hd an
2 hvalue	es.vhd
	na
File <u>n</u> ame:	: hvalues.vhd Compile
Files of <u>typ</u>	pe: HDL Files (*.v,*.vl;*.vhd;*.vho;*.hdl) Done
	Default Options





5 ⇒ Load Design

UI) Design -> Load New Design

COM) vsim <top_level_design_unit>

VHDL

- vsim top_entity top_architecture
 - Simulates Entity/Architecture Pair
 - Can Also Choose A Configuration

Verilog

- vsim top_level1 top_level2
 - Simulates Multiple Top Level Modules





Load Design (UI)

ModelS	im ALTERA 5.4e		
<u>F</u> ile <u>E</u> dit	<u>Design</u> <u>V</u> iew <u>R</u> un <u>M</u> acro <u>O</u> ptions <u>W</u> indow <u>H</u> elp		
🔮 🗃 🕴	Browse Libraries		
# neauiny i	Create a New Library		
ModelSim>	🙀 Load Design		Select Library
	Design V HDL Verilog V Libraries V SDF V		
	Library: work	<u> </u>	
	E acc E E filter		Select Top-level
	⊕ E hvalues		Module or
			Entity/Architecture
	E State_m		
		Choose	Simulator Resolution
	Simulate	Add ns	
	Load Exit	Save Cancel	





6 ⇒ Start Simulator

UI) Run

- COM) run <time_step> <time_units>
- Advances Simulator Amount of Timesteps Specified





Start Simulator (UI)











Simulating with Model*Sim* Timing Simulation









Timing Simulation Files

- Compile Design in Quartus II to Produce Output Files
- Output Simulation Files from Quartus II
 - .VO Verilog Output File (ATOM)
 - .VHO VHDL Output File (ATOM)
 - .SDO Standard Delay Format (SDF) Output File

Annotates the delay for the elements in the output files







Performing Timing Simulation

- 1) EDA Tool Settings to ModelSim Verilog or VHDL
- 2) Compile Design In Quartus II to Produce Output Files
- 3) Create Testbench / Stimulus
 - Can Use Stimulus from RTL Simulation
- 4) Perform Basic Simulation Steps
 - Compile Quartus II Output File
 - Map To ATOM Libraries
 - Include SDO (Output SDF File) When Loading Design





Before Compilation

	🖏 Quartus - E. Akwayner Acar	nest
Project Menu -> EDA Tool Settings	Eile Edit ⊻iew Insert Project Courier I10 File Edit ⊻iew Insert Project Add Add Relation	Processing Tools Window Help ect <u>W</u> izard Current File to Project Files to Project ad <u>P</u> roject
EDA Tool Settings Specify the other EDA tools in addition to the Quarturuse on this project. EDA tools Tool tools Tool type Tool name Design entry/synthesis <none> Simulation MODELSIM (VERIL) Timing analysis <none> Board lovel <none> Formal verification <none> Tool settings Tool type: Tool type: Simulation Tool type: Simulation Tool name: ModelSim (Verilog HDL output from</none></none></none></none>	us II software that you will OG HDL OUTPUT F m Quartus II)	Current Eocus Entity Ctrl+E Belected Entity Ctrl+D Parent Entity Ctrl+U Top-Level File in Hierarchy Ctrl+T al Settings Settings Wizard & Parameter Settings on Settings on Control Settings
Run this tool automatically after compilation	Settings Advanced	
SOPC WORLD	OK Cancel	ADERA.

NativeLink

Automatically Starts Model*Sim* & Compiles the Quartus II Output File after Compilation Is Finished

	The Tree Trees Trees To	
rtus II Output File	🗋 🗅 🚅 🗐 🚑 🚼	Project <u>W</u> izard
Is Finished		Add Current File to Project Add Files to Project Reload <u>P</u> roject
	<u>- Vind - Conseilation - Linnadair</u>	Open Current Focus Entity Ctrl+E Open Selected Entity Ctrl+D Open Parent Entity Ctrl+U Open Top-Level File in Hierarchy Ctrl+T
EDA Tool Settings Specify the other EDA tools in addition to the use on this project. EDA tools	Quartus II software that you will	<u>G</u> eneral Settings <u>T</u> iming Settings Ti <u>m</u> ing Wizard <u>O</u> ption & Parameter Settings
Tool type Tool name		EUA Tool Settings
Design entry/synthesis <none> Simulation MODELSIM (</none>	VERILOG HDL OUTPUT F	Hevision Control Settings
Liming analysis <nune> Board-level <none> Formal verification <none> Resynthesis <none></none></none></none></nune>	Add	itional Settings:
Tool settings	POW	verGauge Options
Tool type: Simulation		
Tool name: ModelSim (Verilog HDL outp	put from Quartus II) 📃 📕	
Run this tool automatically after compilatio	Settings Advanced	
	OK Cancel	ALLEN

😹 Quartus - с. укуученусаннеги

File

Edit View Insert Project Processing Tools Window Help



PowerGauge Options for ModelSim



Libraries for Timing Simulation

ModelSim Altera OEM

- Must use Pre-compiled libraries Modeltech_ae\altera\vhdl
- ModelSim SE/PE
 - ATOM libraries were located at Quartus\eda\sim_lib
 - Ex) For APEX20KE
 - Verilog : apex20ke_atoms.v
 - VHDL : apex20ke_atoms.vhd &

apex20ke_components.vhd





SDF Annotation

ModelSim ALTERA 5.5a File Edit Design View Project Run Macro Options Window Help Image: State of the state of	Click on SDF Tab to assign timing file
Image: Contract of the second seco	SDF Delay Click Add button
Simulate Simulate SDF Options Disable SDF warnings Reduce SDF errors to warnings Load	elete Edit Multi-source Delay: Controls How Multiple Port of Interconnect Onstructs that Terminate At The Same Port Are Handled Exit Save Cancel





Calculate Power in Quartus II





Open Power Input File

	🖑 Quartus II - D:\Soh\WORK\temp\FIFO\LPM_FIFO+\DCFIFO\fifo											
Project Menu ->	File	Edit	View	Go	Project	Proce	essing	Debug	Tools	Window	Help	
Simulator Settings) 🖻		8	X 🗈	s 🥙 9	ompile	Mode				
	 	 40. 	· ۲	N W	<u> </u> 	- 🕵 -	ijmulate	Mode				
	N				! لمظ	<u> </u>	io <u>f</u> twar	e Mode				
Simulator Settings	×				1	- 	<u>n</u> itialize	Simulat	ion			Ctrl+K
General Time/Vectors Mode Options		oimulation Hierarchies		🚬 P	tun <u>S</u> im	ulation				Ctrl+L		
Specify the time period you want to simulate. You can optionally provide vector stim	uli 📗				. S	itop Pro	ocessing				Ctrl+Break	
for simulation in a Vector Waveform File (.vwf), a text-based Vector File (.vec), or a Power Input File (.pwf). (You can also enter vector stimuli from the Tcl Console						s	ii <u>m</u> ulato	r Settin	gs			
Window) Note: If you select a Power Input File for the source of vector stimuli, the options to		I					iimulato	r Settin	gs Wi <u>z</u> ar	′d		
automatically add pins to simulation output waveforms and check outputs are not available.		Se	elect I	ile								? ×
Changes apply to Simulator settings 'fifo'	-	1	Look ii	r 🧲	🛐 mode	lsim				•	• E	r 🖽
Simulation period			ane	v20k	<u>ه</u>							
 Run simulation until all vector stimuli are used 			■ fifo	.pwf								
C End simulation at:												
		U I										
Vectors												
fifo.pwf												
Automatically add pins to simulation output waveforms												
Check outputs (automatically display a comparison of expected vs. actual outputs in the simulation report)		F	ile nar	ne:	fifo.p	wf						Open
		F	iles of	type:	Pow	er Input	File (*.	pwf)			-	Cancel
OK Cancel Apply												





Running Simulation with PWF

Select Run Simulation from Processing Menu

🕊 Quartus II - C:\(qdesignsll\tutorial\fir_filter													
<u>F</u> ile <u>V</u> iew <u>P</u> roject	Processing Debug Tools Window Help													
0 🗳 🖬 🖾	🍼 <u>C</u> ompile Mode													
	🥰 Simulate Mode		× 💿 🛌 –						40.4					
∭ X � � X [🕵 So <u>f</u> tware Mode	S 18	2 😪 🐔 🗄		filter		•	1 🗢 🗜 🔺						
	🔀 I <u>n</u> itialize Simulation Ctr	+K												
initial Simulation Hierar	🚬 Run <u>S</u> imulation Cti	+L	Simulation Waveform											
	E Stop Processing Ctrl+Bre	ak.	ulation waverorm											
	Simulator Settings		ster Time Bar:	12.125 ns	 ▶ Pointer: 	150 ps	Interval:	-11.98 ns	Starl					
	Simulator Settings Wizard			Value at 12.13 ns	0.00		10.0 pc							
	Set Simulation Ecous to Current Entity Ct	+1	Name				12.11	5 ns						
	Add Current Entity at Top Level & Set Focus Ctrl+Shift+J.	:+J					12.1							
	Open Simulation Benort Otr		filter clk	B 1										
		<u> </u>	filter re	BO										
	Open Last Compilation Floorplan		filter new	BO										
	Back-Annotate Assignments		 ➢	U 16				16						
				B 00000				0000000	0					
	Open Last Simulation Vector Outputs	•	filter st	B idle				idle						
	Open Current Vector Inputs		lyvalid	BO										
	Overwrite Vector Inputs with Simulation Outputs	•	Inext	BO										
	Purge Simulator Results from Database				l	1	i							
	🐌 Open Programme <u>r</u>													





Power Report in Quartus II





