Large Scale Integrated (LSI) Circuit Models

Some of the documents in this section contain live references, or pointers, to information created and maintained by other institutions. Please note that SCRA & DARPA do not control and cannot guarantee the relevance, timeliness, accuracy, or even the continued existence of these outside materials. Errors may be brought to our attention via Webmaster and will be corrected as soon as possible.

SCRA & DARPA do not guarantee, warrant, vouch for or endorse any of the material (Software, VHDL Models or Course Modules, etc) that may be found on this server or on any server pointed to by this server. The material may not have been tested or may not have been tested completely and if used it is at the users own risk.

This code is provided as-is with no warranty of any kind with regard to this material, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. For limitations and restrictions on using this materialsee the DISCLAIMER page.

Linear-Feedback Shift Register Package -- a compressed tar file: Copyright (c) 1996, Ben Cohen.; Description : Linear-Feedback Shift Register; General Taxonomy Level : Behavioral, Synthesizable by Synopsys; Created by : Ben Cohen, vhdlcohen@aol.com

Finite Impulse Response ( FIR ) Filter -- a compressed tar file

Description : VHDL Model of the Month for May; Current Models : Finite Impulse Response ( FIR ) Filter; General Taxonomy Level : Behavioral; Created by : Doulus: (V)HDL training and consultancy organization
AMD 2910: Description : AMD 2910 microprogram address sequencer; General Taxonomy Level : Behavioral and Structural Models; Created by : Indraneel Ghosh (University Of California, Irvine)
Linear-Feedback Shift Register: Description : Linear-Feedback Shift Register with WAVES test bench; General Taxonomy Level : Structural; Created by : Captain Karen M. Serafino and Captain Michael A. Dukes,; WL/ELED, Wright-Patterson AFB
Linear-Feedback Shift Register (Here): Description : Linear-Feedback Shift Register synthesized on compass; General Taxonomy Level : Structural; Created by : Russ DeHoedt, rwdehoed@dz12.cca.rockwell.com
Generic Multiplier (Here): Description : Multiplier model with variable word size; General Taxonomy Level : Structural; Created by : Peter Ashenden
Eight-bit shift and add multiplier(s): Description : Three implementation of an 8-bit shift and; add multiplier model; General Taxonomy Level : Structural; Created by : Dr. Steven Levitan, vhdl@ee.pitt.edu
CL560 Model to Host Interface (Updated 5/28/96): Description : CL560 host bus interface model tests communication; with the host bus by a CL560 JPEG compression chip, both register; transfers and DMA transfers.; General Taxonomy Level : RTL; Created by : Tom Rust and Don Day (RGB Spectrum); Email: tom@rgb.com, don@rgb.com
Four Tap FIR Filter: TMC2246 (Updated 5/28/96): Description : TMC2246 4-Tap FIR Filter; General Taxonomy Level : RTL; Created by : Tom Rust and Don Day (RGB Spectrum); Email: tom@rgb.com, don@rgb.com
Single-Tone Oscillator: Description : Single tone low pass oscillator core; General Taxonomy Level : Structural; Created by : Benoit Veillette of McGill University; Email :

Webmaster

vhdl/models/LSI.html