



Electronic Design · Sensors · IP Cores

**Routing Results For:**  
**Silicore SLC1657 Evaluation Board for Altera FLEX 10KE FPGA**

August 24, 2001

**Test conditions:**

Project: CALCDemo  
Device: Altera: epf10k50eqc208-3  
Synthesis tool: Altium Accolade PeakFPGA 5.30a  
Router: Altera MAX+PLUS II

For more information, please refer to the SLC1657 Technical Reference Manual.

**Timing Results (as reported by router):**

Timing constraint (MIN): 5.000 MHz (MIPS)  
Actual speed (MAX): 7.830 MHz (MIPS)

**Device Utilization Results (as reported by router):**

Chip/ POF	Device	Input Pins	Output Pins	Bidir Pins	Memory Bits	Memory % Utilized	LCs	% Utilized
AF10EVAL	epf10k50eqc208-3	7	4	24	25600	62 %	574	19 %

Ω

***Silicore Corporation***

6310 Butterworth Lane; Corcoran, MN USA 55340 TEL: 763.478.3567 FAX: 763.478.3568  
EMAIL: wadep@silicore.net URL: www.silicore.net