© LRS - UNI Erlangen-Nuremberg

1. Finite State Machines and VHDL