

## Question 1

- 2 a. List programming techniques used in FPGAs and describe briefly two of these techniques.  
b. Design a full adder and implement it:  
2 b.1. Using 2:1 MUXs only. All inputs should be of non-inverting type.  
3 b.2 Using 4 input MUXs only.  
3 b.3 Using look up tables.

## Question 2

Using Booth algorithm, design a circuit to implement the following function:


$$F = N^2 - 3 \quad N = -5$$

Evaluate your design in terms of speed and area

## Question 3

Two unsigned binary numbers are arriving on lines A and B. It is required to subtract the numbers (A-B) and produce the difference at output line D. Design the sequential circuit starting with a state diagram

Fig. 1 of Question 3



### Question 4

- Identify and list all possible paths of the circuit.
- Determine the maximum speed of operation at typical conditions for the circuit shown in Fig. 2 below. Timing parameters for all components are listed in Table 1. Assume skew is zero
- The circuit is implemented on a die which is packaged in a ceramic DIP with a thermal resistance of  $30^{\circ}\text{C}/\text{W}$ . Calculate the drop in maximum speed of operation if the die dissipates a power of 2 Watts at an ambient temperature of  $40^{\circ}\text{C}$ . Assume  $\Theta=35 \text{ C/W}$  and  $M=1.5$ . Assume a voltage variation of  $\pm 10\%$




Figure 2

Component	$T_p$ (ns)	Input Loading (UL)	$K_2$	$K_1$
Inverter	0.15	1	0.1	0.15
AND/XOR/OR	0.25	2	0.15	0.05
AND (3 input)	0.5	1.5	0.2	0.1
Flip Flops, (CK to Q)	1.5	2	0.25	0.2
Ts <sub>u</sub> =1 ns, t <sub>b</sub> = 0.5ns				


$$T_d = \left( (T_p + K_1 \sum N_i + K_2 M L) * K' \right), \quad K' = K_T * K_V * K \quad K_T = \left( \frac{T_2}{T_1} \right) 1.5,$$

$$T_J = T_{amb} + \Phi J_a * P_d, \quad K_V = \frac{1}{1 + 0.01 * f_v}$$

## Question 5

A registered parity checker is shown in Fig. below. The timing parameters for all components are listed in Table below.


- Determine the maximum frequency of operation
- Determine the minimum slack time for the hold time for F/F K.
- All inputs Do to D7 and D arrive at the input of the FFs at time “ $-\infty$ ”. First clock edge arrives at time “0”. Determine “Required time” and “Arrival time” at points X and Y.
- Determine the maximum frequency of operation if a pipeline is inserted at B-B’, assuming zero clock skew.



### Question 6

For the circuit shown below,

- Write a structural VHDL code for the entity .



- For the VHDL code below draw the circuit, identifying all ports and signals clearly.  
Can you deduce the circuit operation?  
What libraries we would need to include for the code to operate correctly?

```
entity circuit is
port(a: in BIT_VECTOR (7 downto 0)
      out1: out BIT );
end circuit;
architecture structural of circuit is
  signal sig1: BIT_VECTOR (1 to 6);
  begin
    for i in 0 to 6 generate
      if i=0 generate --
        sig1 <= a(i) xor a(i+1);
      end generate; -- i=0 case
      if (i>=1 and i <= 5) generate
        sig1(i+1) <= sig1(i) xor a(i+1);
      end generate; -- 1< i <5 case
      if i=6 generate
        out1 <= sig1(i) xor a (i+1);
      end generate; -- i=6 case
    end generate;
  end structural;
```

Q1. . Dec 2011

CETN 6501

a) EEPROM, EPROM, SRAM, PLA, PAL, PLD, <sup>some</sup> are programming techniques in FPGAs.

One such technique is the EEPROM technique. In this technique the program will saved on a non-volatile memory so that there is no to replace the PROM, rather re-program the PROM electronically on the board directly.

One other is SRAM technique. SRAMs are volatile memory, however they are fast and easily re-programmable, however they are expensive. Advantage immediate on board programming disadvantages are the fact that they are volatile, so, when power is turned off they lose their value.

b)


A full adder design

a	b	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$S = \bar{a}\bar{b}C_{in} + \bar{a}b\bar{C}_{in} + a\bar{b}C_{in} + abC_{in}$$
$$C_{out} = \bar{a}bC_{in} + a\bar{b}C_{in} + ab$$

Q1 Continued Dec 2011

b1)





$$S = \bar{a}(\bar{b}c_{in} + b\bar{c}_{in}) + a(\bar{b}\bar{c}_{in} + b{c}_{in})$$





$$C = \bar{a}(\bar{b}c_{in} + 0) + a(\bar{b}c_{in} + b)$$

b2



b3)



Q<sub>2</sub> COEN 6501 Dec 2011

$$N = n_3 \ n_2 \ n_1 \ n_0$$


$$-3 = 1101 \quad 2\text{'s Complement form}$$

$$(-5)^2 = (5)^2 \quad \text{Always +ve no need for conversion}$$

$$\begin{array}{r}
 & \begin{array}{c} 0 \\ | \\ 0 \\ | \\ 1 \\ | \\ 0 \\ | \\ 1 \\ | \\ 0 \end{array} \\
 \begin{array}{c} 1 \\ | \\ 1 \\ | \\ 0 \\ | \\ 0 \\ | \\ 0 \\ | \\ 1 \end{array} & \text{Encoding Booth} & \begin{array}{c} n_5 \ n_4 \ n_3 \ n_2 \\ n_3 \ n_2 \ n_1 \ n_0 \\ \hline n_2 & n_1 & n_2 & \text{Copy} & n_0 \end{array}
 \end{array}$$

$$\begin{array}{r}
 000101 \\
 010100 \\
 \hline 011001
 \end{array}
 \quad S_5 \ S_4 \ S_3 \ S_2 \ S_1 \ S_0 = 5 \times 5 = 25$$

$$\begin{array}{r}
 111101 \\
 \hline 0000110
 \end{array}
 \quad + (-3) \quad \dots - 22$$



$$\text{Speed } \propto \gamma_{HA} + 4 \gamma_{FA}$$

$$\text{Area } 4^A FA + 4^H HA$$

Q4 COEN 6501 DEC. 2011

a) Paths

1. FF1 → U1 → U2 → FF2
2. FF1 → U1 → U5 → FF3
3. FF1 → U1 → U6 → U3 → U4 → FF3
4. FF2 → U2 → FF2


5. FF2 → U3 → U4 → FF3
  6. FF2 → U5 → FF3
  7. FF3 → U4 → FF3
  8. FF3 → U5 → FF3
  9. FF3 → U5 → FF3
- ~~9. FF3 → U5 → FF3~~

It seems path 2 has the largest delay and is the critical path

" 3 " also " " " " " "

Calculations for both, show that they are equal

$$T = T_{CQ} + T_{CL} + T_{su}$$



$$T = \overbrace{1.5 + 0.2(2) + 0.25}^{\text{FF}} + \overbrace{0.25 + 0.05(1+2+1.5) + 0.15 \times 3}^{\text{U1}} + \overbrace{0.15 + 0.15(2) + 0.1}^{\text{U6}} + \overbrace{0.25 + 0.05(2) + 0.15}^{\text{U3}} + \overbrace{0.15 + 0.15 \times 2 + 0.15}^{\text{U4}} + T_{\text{setup}}$$

$$= 5.625 \text{ ns}$$

$$\text{frequency} = \frac{1}{T} = 177 \text{ MHz}$$

Now Temp. Effect

$$\frac{T_J - T_A}{\theta_{JA}} = 2 \quad T_J = 2 * 30 + T_A = 100^\circ \text{C}$$

$$K_T = \left( \frac{T_J + 273}{T_A + 273} \right)^{-1.5} = \left( \frac{100 + 273}{40 + 273} \right)^{-1.5} = 1.3$$

$$K_V = \frac{1}{1 + 0.1} = \frac{1}{0.9} = 1.43 = 1.11$$

$$K = K_T * K_V = 1.3 * 1.11 = 1.43$$

$$\text{frequency} = \frac{177}{1.43} = 124 \text{ MHz}$$

Q5 COEN 6501

DEC. 2011

a)  $T = t_{cq} + t_{qz} + t_{su} - t_{cs}$

$$T = 1.5 + 10 + 1 - 2.5 = 10 \text{ ns}$$

$$\text{frequency} = \frac{1}{10} = 100 \text{ MHz}$$

Since the combinational logic delay  $10 \text{ ns} > 7 * 0.2$  then this is the critical path

b) To calculate the hold time slack we calculate the shortest path

Shortest path  $D_7 \rightarrow 7 \text{ XOR}_s \rightarrow D_K$

$$T' = 1.5 + 0.2 * 7 = 2.9 \text{ ns}$$

$$\text{Hold Slack} = T' - 0.5 = 2.9 - 0.5 = 2.4 \text{ ns}$$

c)

Arrival Time

X  $t_{cq} + n \text{ XOR delay}$   
 $1.5 + 0.2 * 2 = 1.9 \text{ ns}$

Y  $1.5 + 0.2 * 5 = 2.5 \text{ ns}$

Required Time

$$T + t_{cs} - t_{su} - n * \text{XOR delay}$$

$$10 + 2.5 - 1 - 5 * 0.2 = 10.5 \text{ ns}$$

$$10 + 2.5 - 1 - 2 * 0.2 = 11.1 \text{ ns}$$

d) The insertion of the pipeline has no effect because it is in short path while  $10 \text{ ns} > 1.4 \text{ ns}$ , but removal of the clock skew has an effect which will reduce the clock frequency

$$T = 1.5 + 10 + 1 - \frac{t_{cs}}{0} = 12.5$$


$$f_{\text{max}} = 80 \text{ MHz}$$

Q3

CSEN 6501

Dec 2011

Two states Borrow & No Borrow, with two inputs & two outputs




No Borrow state = "0" with Borrow state = "1"

Present State

<u>y</u>	<u>00</u>	<u>01</u>	<u>10</u>	<u>00</u>	<u>D</u>	<u>01</u>	<u>11</u>	<u>10</u>
0	0	1	0	0	0	1	0	1
1	1	1	1	0	1	0	1	0

$$y^+ = D_{\text{in\_pos}} = yB + y\bar{A} + \bar{A}B$$

$$D_{\text{func}} = y \oplus A \oplus B$$



Q 6)

Dec 2011

CEEN 6501

a)

entity exam is  
Port (A,B,C : in BIT; F : out Bit)  
end exam;

Architecture Question of exam is

Component and2

port (a, b : in Bit; c : out Bit); end component;

Component or2

port (a, b : in Bit; c : out Bit); end component;

Component xor2

port (a, b : in Bit; c : out Bit); end component;

Signal temp1, temp2 : Bit;

port (a, b : in Bit; c : out Bit); end component;

begin

A1: and2 portmap (a, temp2 temp1);

A2: or2 portmap (c, temp2, F);

A3: xor2 portmap (A, F, temp1);


end Question;

b)

Code correction: These are underlined below:

Port (a : in Bit-vector (7 downto 0));

         $\text{sig}(1) \leftarrow a(i) \text{ XOR } a(i+1)$      



The library code is

library STD;

use STD.all;

The circuit is <sup>even</sup> parity checker