

Q 1


COEN 6501 Dec 9, 2013

a) FPGAs have several advantages some are:

- a) Ease of prototyping
- b) Fast Prototyping
- c) Low cost of prototyping
- d) Re-programmability
- e) Availability of variety of FPGAs with embedded units
- f) Availability and friendliness of tools
- h) Fast testing of the circuit.


b) $F(A, B, C, D, E, F, G, H) = ABC + \bar{A}BE + BCFGH + CD'FH + A\bar{C}FG$

F can be implemented with a variety of 2, 3 and 4 Variable LUT. In here we give 2 implementations selected due to their lowest delay



Area	
4 * 3 LUT	
4 * 2 LUT	
2 * 4 LUT	
<hr/>	
	124 mm ²

2nd Implementation



Area	
4 * 3 LUT	
4 * 2 LUT	
1 * 4 LUT	
<hr/>	
	98 mm ²

The 2nd Implementation has the same delay, but a better Area.

Q2



$$X \cdot Y - Z = (X \cdot Y) + (-Z)$$

$$Z = z_3 z_2 z_1 z_0$$

$$-Z = \left\{ \begin{array}{l} \bar{z}_3 \bar{z}_2 \bar{z}_1 \bar{z}_0 \\ \bar{z}_3 \bar{z}_2 \bar{z}_1 z_0 \\ \bar{z}_3 \bar{z}_2 z_1 \bar{z}_0 \\ \bar{z}_3 \bar{z}_2 z_1 z_0 \end{array} \right. + 1$$


Extension: ... $\bar{z}_3 \bar{z}_3 \bar{z}_3$

Z is inverted and '1' is added to get its -ve value and NOT XORed since we want is -ve.



Critical Path = 8 Σ_f + 1 AND

Q3



Present State	y_3^+	y_2^+	y_1^+	y_0^+	Next State
P_1 1000	1	0	0	0	P_2^+
P_2 0100	0	1	0	0	P_3^+
P_3 0010	0	0	1	0	P_4^+
P_4 0001	0	0	0	1	P_1^+

i.e. from the Table above

$$\begin{aligned}
 P_2^+ &= P_3 & y_3^+ &= y_0 \\
 P_3^+ &= P_4 & y_2^+ &= y_3 \\
 P_4^+ &= P_1 & y_1^+ &= y_2 \\
 P_1^+ &= P_2 & y_0^+ &= y_1
 \end{aligned}$$

$y_3 y_2$	$y_1 y_0$	00	01	11	10
00	-	1	X		
01		X	X		
11		X	X		
10		X	X		

$$y_3^+ = y_0$$

$y_3 y_2$	$y_1 y_0$	00	01	11	10
00					
01					
11	X	X	X	X	
10	1	X	X	X	


$$y_2^+ = y_3$$

$y_3 y_2$	$y_1 y_0$	00	01	11	10
00					
01	1	X	X	X	
11	X	X	X	X	
10					


$$y_1^+ = y_2$$

$y_3 y_2$	$y_1 y_0$	00	01	11	10
00				X	1
01				X	X
11				X	X
10				X	X

$$y_0^+ = y_1$$



a) There are 6 paths



Path 1: U1-U2-U4-U6

Path 2: U6-U7-U8

Path 3: U8-U10-U12

Path 4: U1-U2-U5-U7-U8

Path 5: U8-U11-U2-U4-U6

Path 6: U8-U11-U2-U5-U7-U8

By inspection and calculation Critical Path

$$CL_6 = 0.2 \cdot (1.5+1.5) + 2 + 0.25 \cdot 1.5 + 2.5 + 0.25 \cdot (1.5+1.5) + 2.0 + 0.25 \cdot 1.5 + 2.5 + 0.25 \cdot 1 = 11.35 \text{ ns}$$

$$T_{max} = \frac{N_{intff}}{3} + CL + t_{set-up} = 3 + 11.35 + 1.5 = 15.85 \text{ ns} \quad \text{so } f_{max} = \frac{1}{T} = \frac{1}{15.85 \text{ ns}} = 63.1 \text{ MHz}$$

b) Path delay at point D, U6 which is Path 5

$$0.2 \cdot (1.5+1.5) + 2 + 0.25 \cdot 1.5 + 2.5 + 0.25 \cdot (1.5+1.5) + 2 \cdot 0.25 \cdot 1 = 8.47 \text{ ns} + \frac{t_{intff}}{3} = 11.47 = T'$$

Total slack = $(T_{max} - T_{su}) - T' = 15.85 - 1.5 - 11.47 = 0.875 \text{ ns}$

Thold at point D U6 is

$$t_{hmax} < t_{cqmin} + t_{CLmin} - t_{csmax}$$

t_{CLmin} is Path 1 delay, $t_{cqmin} = 3$ $t_{csmax} = 0$

$$\therefore t_h = 3 + 8.65 - 0 = 11.65$$

Path 1 = 8.65

t_h slack = $11.65 - 0.5 = 11.15 \text{ ns}$

c) When clock skew is introduced between U1 & the rest we calculate the changes to the path. Path 4 is the longest path

$T_{path 4}$

$$(0.2) \cdot 1.5 + 2 + 0.25 \cdot (1.5+1.5) + 2 + 0.25 \cdot 1.5 + 2.5 + 0.25 \cdot 1 + \frac{t_{intff}}{3} + t_{su} = 13.175 + 3.5 = 16.675 \text{ ns}$$

Noncritical path has been introduced

This is the added delay at the input of U2

since CLK of other FFs is taken as a reference

New frequency = $\frac{1}{16.67} = 59.971 \text{ MHz}$

$T_{path 4} \times T_{path 6}$ delay

Q5

b) Typical Delays

$$\begin{aligned}
 t_{NAND} &= 0.25 + 0.03 * 1.5 = 0.295 \text{ ns} \\
 t_{XNOR} &= 0.4 + 0.05 * 2 = 0.5 \text{ ns} \\
 t_{MUX} &= 0.3 + 0.1 * 2 = 0.5 \text{ ns} \\
 t_{FF} &= 0.5 + 0.07 * 1.5 = 0.605 \text{ ns}
 \end{aligned}$$

} Ambient temp of 27°C

Delay Variations

$$K_V = \frac{1}{1 + 0.01 f_r} = \frac{1}{1 + 0.01 * 10} = 1.1, 0.909$$

Voltage Variation

$$K_T = t_a + \theta_{Ja} * P_s$$

$$(T_2)_{min} = -55 + 30 * 3 = 35^\circ C + 273 = 308 K$$

$$(T_2)_{max} = 125 + 30 * 3 = 215^\circ C + 273 = 488 K$$

} Junction Temp Variation

$$K_{Tmin} = \left(\frac{308}{27 + 273} \right)^{1.5} = +1.05$$

$$K_{Tmax} = \left(\frac{488}{27 + 273} \right)^{1.5} = +2.09$$

} De-rating, Temp Variation

Composite De-rating factor $K' = K_V * K_T$

$$K'_{min} = 0.909 * 1.05 = 0.954$$

$$K'_{max} = 1.1 * 2.09 = 2.09$$

Min/Max Delay



$$t_{NAND} = 0.281, 0.684 \text{ ns}$$

$$t_{XNOR} = 0.477, 1.16 \text{ ns}$$

$$t_{MUX} = 0.477, 1.16 \text{ ns}$$

$$t_{FF} = 0.58, 1.4 \text{ ns}$$


} Min, Max Delay of the Gates used in Fig 2



b) Total Period

$$T = t_{ca_{max}} + t_{cl_{max}} + T_{su_{max}} - t_{cs_{min}}$$

$$T_{max} = 1.4 + 3.004 + 0.2 - 0 = 4.604$$



Q6

d) There is many ways of writing this piece code here is just a simple example:

```
library IEEE
use ieee.std_logic_1164.all;
entity exam_circuit is
Port (A, B : in std_logic; O1, O2 : out std_logic);
end exam_circuit
```

architecture structural of exam_circuit is

```
Component decoder_2to4
Port (a, b : std_logic; d1, d2, d3, d4 : out std_logic);
end Component decoder_2to4;
Component AND_Gate
Port (in1, in2 : in std_logic; out1 : out std_logic);
end Component AND_Gate;
Component OR_Gate
Port (in1, in2 : in std_logic; out1 : out std_logic);
end Component OR_Gate;
Signal d1, d2, d3, d4 : std_logic;
begin
dcoders : decoder_2to4 port map (A, B, d1, d2, d3, d4);
AND1 : AND_Gate port map (d1, d2, O1);
OR1 : OR_Gate port map (d3, d4, O2);
end structural
```

b)

```
L2 x, y : in std
L4 end Half-A-Con
L5 H-A-Behav
L7 -- signal
L8 Proc con (X, Y)
L13 Problem of conversion X, Y
L17 end if
L
```