

Building interfaces to highperformance memory devices presents challenges such as highspeed synchronous data capturing, along with implementing complex physical-layer interfaces and control logic.


Virtex-4™ FPGAs solve these challenges with advanced silicon capabilities, including ChipSync™ source-synchronous technology, Xesium™ clocking, and Smart RAM. These features deliver the performance you need, while using minimal logic fabric resources.

To shrink design time, Xilinx provides expert guidance in the form of free, hardware-verified reference designs, application notes, user-friendly tools, and advanced development systems.

This combination of unique silicon capabilities and comprehensive support enables you to build and verify robust memory interfaces quickly and easily.

Virtex-4™ Memory Interfaces

Hardware-Proven Solutions



High-Performance, Cost-Effective Solutions to Simplify Memory Interface Design

Optimize Your Design with Unique Built-in Silicon Features

- Revolutionary ChipSync technology provides 80 ps resolution for clock-to-data alignment, ensuring reliable data capture
- 500 MHz Xesium differential global clocks minimize skew and jitter, providing increased design margins
- 500 MHz Smart RAM blocks have built-in FIFO functionality, minimizing the design size
- Column-based I/O eliminates memory interface placement restrictions, alleviating board congestion

Finish Faster Using Proven Memory Interface Designs

- Comprehensive suite of free hardware-verified reference designs for high-speed memory interfaces (DDR2, DDR, QDR II, RLDRAM II, FCRAM II)
- Choose between fully synthesizable VHDL and Verilog reference designs

Customize with Ease Using Hardware Development Board

- Implement modifications with user-friendly tools
- Verify customizations with an advanced development board created specifically for memory interface design



Proven Memory Interface Solutions

Xilinx offers a complete suite of resources to support you in building and testing memory interfaces:

- Advanced Memory Development System Develop and verify your design in hardware
- Free Reference Designs and Detailed Application Notes
- Memory Interface Generator Customize your design with a simple menu-based tool
- ChipScope™ Pro Debug, analyze and verify your design in real-time
- Memory Corner Web Resources
- Education Services Increase your skill set and reduce your time-to-knowledge

Advanced Memory Development System




Memory Interface Generator



Memory System Features

Parameter	DDR2 SDRAM	DDR SDRAM	QDR II	RLDRAM II	FCRAM II
Data Rate	534 Mbps	400 Mbps	1.2 Gbps	600 Mbps	600 Mbps
CLK Rate	267 MHz	200 MHz	300 MHz	300 MHz	300 MHz
Data Width	144 bit (DIMM) 28 bit	144 bit (DIMM) 28 bit	(72+72) bit	36 bit	36 bit
I/O Standard	SSTL 18	SSTL 2	HSTL	HSTL	SSTL 18

ML461 Advanced Memory Development System Block Diagram



Take the Next Step

For the latest information or to find out more about our complete Virtex-4 FPGA memory solutions, visit www.xilinx.com/virtex4







Corporate Headquarters

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 Tel: (408) 559-7778 Fax: (408) 559-7114 Web: www.xilinx.com

European Headquarters

Xilinx
Citywest Business Campus
Saggart,
Co. Dublin
Ireland
Tel: +353-1-464-0311

Fax: +353-1-464-0324

Web: www.xilinx.com

Japan

Xilinx, K.K.
Shinjuku Square Tower 18F
6-22-1 Nishi-Shinjuku
Shinjuku-ku, Tokyo
163-1118, Japan
163-15321-7711
Fax: 81-3-5321-7765
Web: www.xilinx.co.jp

Asia Pacific

Xilinx Asia Pacific Pte. Ltd.
No. 3 Changi Business Park Vista, #04-01
Singapore 486051
Tel: (65) 6544-8999
Fax: (65) 6789-8886
RCB no: 20-0312557-M
Web: www.xilinx.com



Distributed By:

FORTUNE 2005 100 BEST COMPANIES TO WORK FOR

Printed in U.S.A. PN 0010799-1