Design Flow App Notes


	Design Flow and Phases Application Notes Methodology and Coding Style \| Macro-Generation and FSMs Synthesis \| Analysis \| Board Considerations \| Testing Silicon Characterization \| Design Migration

	Methodology and Coding Style Using the BUFD and INVD Delay Macros HDL Methodology Offers Fast Design Cycle and Vendor Independence Macro-Generation and FSMs Optimal Datapath Generation Using ACTgen Implementing Multipliers with Actel FPGAs Design Files: dt1.exe Synchronous Dividers in Actel FPGAs Design Files: dt4.exe Implementing Three-State and Bidirectional Buses with Multiplexers in Actel FPGAs Using FPGAs for Digital PLL Applications Designing State Machines for FPGAs Synthesis Using Synplify to Design in Actel Radiation-Hardened FPGAs Analysis Estimating Performance and Capacity of Actel Devices Predicting the Power Dissipation of Actel FPGAs Board Considerations Actel eX, SX-A, and RTSX-S I/Os Using Schmitt Triggers for Low Slew-Rate Input 42MX Family Devices Power-Up Behavior Power-Up Device Behavior of Actel FPGAs Performing Internal In-System Programming Using Actel's ProASIC^PLUS Devices Actel SX-A and RT54SX-S Devices in Hot-Swap and Cold-Sparing Applications IBIS Models: Background and Usage Power-Up and Power-Down Behavior of 54SX and RT54SX Devices A Power-on Reset (POR) Circuit for Actel Devices Board Level Considerations for Actel FPGAs Using Actel Devices in Hot-Socketing Applications Simultaneously Switching Output Limits for Actel FPGAs Three-Stating Actel Device I/O Pins for Board Level Testing Testing Test Vector Guidelines IEEE Standard 1149.1 (JTAG) in the 3200DX Family Using Silicon Explorer for System-level Debug Silicon Characterization Metastability Characterization Report Metastability Characterization Report Errata Testing and Burn-In of Actel FPGAs Design Migration Design Migration from the RT54SX32 to the RT54SX32S Device Designing for Migration to Actel MPGAs SX to SX-A Migration
	Software \| Reference Designs Main Menu \| Support \| Sales \| Top of Page