Pipeline Data Hazards
The VHDL model for the abstract pipelined machine does not handle data hazards I1: add r3, r2, r1 I2: add r4, r3, r5will produce incorrect results because the value read by I2 for ‘r3’ will be the old value of ‘r3’, not the updated value of r3.