Pipeline Operation Review

• We are going to look at an abstract model of a pipelined machine in order to review pipelined instruction sets.

  • This level of abstraction should make it easier to look at VLIW and SuperScalar implementations later in the semester.
  • The abstract model will be implemented in VHDL and will serve as an introduction to our VHDL simulation environment and a refresher on the language.

Next slide

Back to first slide

View graphic version