Pipeline Execution
Abstract Machine corresponds to a 5-stage pipeline machine
Instruction Fetch
Operand Fetch
Execute
Memory access
Writeback
Assume a Harvard architecture of separate ports for instruction memory and data memory.
Previous slide
Next slide
Back to first slide
View graphic version